create new tag
view all tags

Lectures 2014-2015

Lecture hours: Tuesday and Thursday 14:30-16:00 - Aula Alfa.

Lecture February 24th, 2015 Introduction to the course. Motivations to Parallel Architectures. Application Trends. Technology Trends. (Culler, Singh - Ch. 1) 2015-lesson1-Introduction
Lecture February 26th, 2015 Cancelled
Lecture March 3rd, 2015 Architectural Trends: Bit Level Parallelism, Instruction Level Parallelism, Thread Level Parallelism. Flynn's Taxonomy. Considerations on performance: Speed-up and Communication cost. (Culler, Singh, Gupta - Ch. 1) 2015-lesson2-Introduction
Lecture March 3rd, 2015 Summary on computer architecture. Von Neumann's architecture. Description of CPU, hardwired and microprogrammed CU. Instruction execution, Instruction Set, Instruction format. Addressing modes. 2015-lesson3-ComputerArchitecture
Lecture March 10th, 2015 Summary on computer architecture. Modules and connections. Bus. Memory Hierarchy. Cache Memory. Main Memory. 2015-lesson4-ComputerArchitecture
Lecture March 12th, 2015 I/O modules (see 2015-lesson4-ComputerArchitecture). Instruction pipelining: description; hazards. (Hennessy, Patterson - Appendix C, Sections C1, C2)
Lecture March 17th, 2015 Arithmetic operations. Pipeline of arithmetic operations.
Lecture March 19th, 2015 Redundant number representations for carry-free addition: RB and MSB. Suggested papers to read
Lecture March 24th, 2015 Exercises. 2'complement pipelined multiplier scheme
Lecture March 26th, 2015 Classifications of parallel architectures. Interconnection networks. Multiprocessors and Interconnection Networks
Lecture March 31st, 2015 Evaluation of interconnection networks: node degree, diameter, scalability, routing algorithm. Multistage interconnection networks: Butterfly, Baseline, Omega; Banyan property. Images of MINs
April 14th, 2015 Midterm exam
Lecture April 21st, 2015 Summary on interconnection networks. Equivalence of logN stage MIN. Benes Network.
Lecture April 23th, 2015 Equivalence classes for (2logN-1) stage MIN. Vector Architecture. Decription and scheme of CRAY-1
Lecture April 28th, 2015 Vector Architecture optimizations. Vector Architecture (Hennessy, Patterson - Chapter 4, Sect. 4.2)
Lecture April 30th, 2015 Exercises on interconnection networks.
Lecture May 5th, 2015 Cancelled
Lecture May 7th, 2015 Graphics Processing Units. GPU (Hennessy, Patterson - Chapter 4, Sect. 4.4)
Lecture May 12th, 2015 Graphics Processing Units, part 2. GPU Part 2 (Kirk, Hwu - Chapter 3, 4, 5; Barlas - Chapter 6
Lecture May 14th, 2015 Exercises on GPU (Kirk, Hwu - Chapter 3, 4). Loop data dependences and name dependences. (Hennessy, Patterson - Chapter 4, Sect. 4.5)
Lecture May 19th, 2015 Detailed Loop data dependences and name dependences. Data-Flow Machine.
Lecture May 21st, 2015 Cache Coherence in Shared Memory Systems Cache Coherence (Hennessy, Patterson - Chapter 5, Sect. 5.2 and 5.4)
Lecture May 26th, 2015 Amdhal Law and Performance Equation Amdhal & Performance (Hennessy, Patterson - Chapter 1, Sect. 1.9)
Lecture May 28th, 2015 Exercises. Esercises on Amdhal Law and Performance Equation

-- Annalisa Massini - 2017-02-24

Topic revision: r1 - 2017-02-24 - AnnalisaMassini

Questo sito usa cookies, usandolo ne accettate la presenza. (CookiePolicy)
Torna al Dipartimento di Informatica
This site is powered by the TWiki collaboration platform Powered by PerlCopyright © 2008-2022 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki? Send feedback