## SPIM Instructions

Instructions marked with a dagger $(\dagger)$ are pseudoinstructions.

## Arithmetic Instructions

In all instructions below, Src 2 can either be a register or an immediate value (a 16 bit integer). The immediate forms of the instructions are only included for reference. The assembler will translate the more general form of an instruction (e.g., add) into the immediate form (e.g., addi) if the second argument is a constant.

## Absolute Value

Put the absolute value of the integer from register Rsrc in register Rdest:

```
abs Rdest, Rsrc
Absolute Value }\mp@subsup{}{}{\dagger
```


## Add

Put the sum of the integers from registers Rs and Rt (or $\operatorname{Imm}$ ) into register Rd: add Rd, Rs, Rt Addition (with overflow)

| 0 | Rs | Rt | Rd | 0 | $0 \times 20$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |



addi Rt, Rs, Imm Addition Immediate (with overflow)

addiu Rt, Rs, Imm Addition Immediate (without overflow)

| 9 | Rs | Rt | Imm |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

## Subtract

Put the difference of the integers from register Rs and Rt into register Rd:


Multiply
Put the product of registers Rsrc1 and Src2 into register Rdest:

```
mul Rdest, Rsrc1, Src2
mulo Rdest, Rsrc1, Src2
mulou Rdest, Rsrc1, Src2 Unsigned Multiply (with overflow) \dagger
```

Multiply the contents of registers Rs and Rt. Leave the low-order word of the product in register lo and the high-word in register hi:
mult Rs, Rt

| 0 | Rs | Rt | 0 | Multiply |
| :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 10 | $0 \times 18$ |

multu Rs, Rt

| 0 | Rs | Rt | 0 | 6 |
| :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 10 | Unsigned Multiply |

## Divide

Divide the integer in register Rs by the integer in register Rt. Leave the quotient in register lo and the remainder in register hi:
div Rs, Rt

| 0 | Rs | Rt | 0 | Divide (with overflow) |
| :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 10 | 0 x 1 a |



Note that if an operand is negative, the remainder is unspecified by the MIPS architecture and depends on the conventions of the machine on which SPIM is run.

Put the quotient of the integers from register Rsrc1 and Src2 into register Rdest:
div Rdest, Rsrc1, Src2 Divide (with overflow) $\dagger$
divu Rdest, Rsrc1, Src2 Divide (without overflow) ${ }^{\dagger}$

## Negative

Put the negative of the integer from register Rsrc into register Rdest:

```
neg Rdest, Rsrc Negate Value (with overflow) }\mp@subsup{}{}{\dagger
negu Rdest, Rsrc Negate Value (without overflow) `
```


## Logical Operations

Put the logical AND of the integers from register Rs and register Rt (or the zero-extended immediate value Im ) into register Rd:
and Rd, Rs, Rt

| 0 | Rs | Rt | Rd | 0 | $0 \times 24$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |
| andi Rd, Rs, Imm |  |  |  |  |  |


| 0 xc | Rs | Rd | Imm |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

Put the logical NOR of the integers from register Rs and Rt into register Rd:
nor Rd, Rs, Rt

| 0 | Rs | Rt | Rd | 0 | $0 \times 27$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

Put the bitwise logical negation of the integer from register Rscc into register Rdest:
not Rdest, Rsrc NOT ${ }^{\dagger}$

Put the logical OR of the integers from register Rs and Rt (or Imm) into register Rd:
or Rd, Rs, Rt

| 0 | Rs | Rt | Rd | 0 | $0 \times 25$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |
| Ori Rt, Rs, Imm |  |  |  |  |  |
| 0 xd Rs Rt  Imm <br> 6 5 5 16  |  |  |  |  |  | | OR Immediate |
| :--- |

Put the logical XOR of the integers from register Rsrc1 and Src2 (or Imm) into register Rdest:


```
xori Rt, Rs, Imm XOR Immediate
```

| 0 xe | Rs | Rt | Imm |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

## Remainder

Put the remainder from dividing the integer in register Rsrc1 by the integer in Src2 into register Rdest:
rem Rdest, Rsrc1, Src2 Remainder ${ }^{\dagger}$ remu Rdest, Rsrc1, Src2 Unsigned Remainder ${ }^{\dagger}$

Note that if an operand is negative, the remainder is unspecified by the MIPS architecture and depends on the conventions of the machine on which SPIM is run.

## Rotate and Shift Instructions

Rotate the contents of register Rsrc1 left (right) by the distance indicated by Src2 and put the result in register Rdest:

```
rol Rdest, Rsrc1, Src2
ror Rdest, Rsrc1, Src2
```

Rotate Left ${ }^{\dagger}$
Rotate Right ${ }^{\dagger}$
$\overline{\text { Shift the contents of register Rt left (right) by the distance indicated by } \mathrm{Sa} \text { (Rs) }}$ and put the result in register Rd:
sll Rd, Rt, Sa

| 0 | Rs | Rt | Rd | Sa | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

sllv Rd, Rt, Rs

| 0 | Rs | Rt | Rd | 0 | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

sra Rd, Rt, Sa Shift Right Arithmetic

| 0 | Rs | Rt | Rd | Sa | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

srav Rd, Rt, Rs Shift Right Arithmetic Variable

| 0 | Rs | Rt | Rd | 0 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

srl Rd, Rt, Sa Shift Right Logical

| 0 | Rs | Rt | Rd | Sa | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

srlv Rd, Rt, Rs Shift Right Logical Variable

| 0 | Rs | Rt | Rd | 0 | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

## Constant-Manipulating Instructions

Move the immediate imm into register Rdest:
li Rdest, imm Load Immediate ${ }^{\dagger}$

Load the lower halfword of the immediate imm into the upper halfword of register Rdest. The lower bits of the register are set to 0 :
lui Rt, imm

| 0 xf | Rs | Rt | Load Upper Immediate |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | Imm |

## Comparison Instructions

In all instructions below, $\operatorname{Src} 2$ can either be a register or an immediate value (a 16 bit integer).

Set register Rdest to 1 if register Rsrc1 equals $\operatorname{Src} 2$ and to be 0 otherwise:

```
seq Rdest, Rsrc1, Src2 Set Equal }\mp@subsup{}{}{\dagger
```

Set register Rdest to 1 if register Rsrc1 is greater than or equal to $\operatorname{Src} 2$ and to 0 otherwise:

```
sge Rdest, Rsrc1, Src2
Set Greater Than Equal \({ }^{\dagger}\)
sgeu Rdest, Rsrc1, Src2
Set Greater Than Equal Unsigned \({ }^{\dagger}\)
```

Set register Rdest to 1 if register Rsrc1 is greater than $\operatorname{Src} 2$ and to 0 otherwise:

```
sgt Rdest, Rsrc1, Src2 Set Greater Than }\mp@subsup{}{}{\dagger
sgtu Rdest, Rsrc1, Src2 Set Greater Than Unsigned }\mp@subsup{}{}{\dagger
```

Set register Rdest to 1 if register Rsrc1 is less than or equal to $\operatorname{Src} 2$ and to 0 otherwise:

```
sle Rdest, Rsrc1, Src2
sleu Rdest, Rsrc1, Src2
```

Set Less Than Equal ${ }^{\dagger}$<br>Set Less Than Equal Unsigned ${ }^{\dagger}$

Set register Rdest to 1 if register Rscc1 is less than $\operatorname{Src} 2$ (or Imm) and to 0 otherwise:
slt Rd, Rs, Rt

| 0 | Rs | Rt | Rd | 0 | $0 \times 2 \mathrm{a}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

sltu Rd, Rs, Rt Set Less Than Unsigned

| 0 | Rs | Rt | Rd | 0 | $0 \times 2 \mathrm{~b}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

slti Rd, Rs, Imm
Set Less Than Immediate

| 0xa | Rs | Rt | Imm |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

sltiu Rd, Rs, Imm Set Less Than Unsigned Immediate


Set register Rdest to 1 if register Rsrc1 is not equal to $\operatorname{Src} 2$ and to 0 otherwise:

```
sne Rdest, Rsrc1, Src2 Set Not Equal }\mp@subsup{}{}{\dagger
```


## Branch and Jump Instructions

In all instructions below, $\operatorname{Src} 2$ can either be a register or an immediate value (integer). Branch instructions use a signed 16-bit offset field; hence they can jump $2^{15}-1$ instructions (not bytes) forward or $2^{15}$ instructions backwards. The jump instruction contains a 26 bit address field.

For branch instructions, the offset of the instruction at a label is computed by the assembler.

Unconditionally branch to the instruction at the label:
b label Branch pseudoinstruction ${ }^{\dagger}$
$\qquad$

Conditionally branch to the instruction at the label if coprocessor $z$ 's condition flag is true (false):


Conditionally branch to the instruction at the label if the contents of register Rs equals the contents of register Rt:
beq Rs, Rt, label

| 4 | Rs | Rt | Oranch on Equal |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

Conditionally branch to the instruction at the label if the contents of Rsrc equals 0 :

```
beqz Rsrc, label
Branch on Equal Zero }\mp@subsup{}{}{\dagger
```

Conditionally branch to the instruction at the label if the contents of register Rsrc1 are greater than or equal to $\operatorname{Src} 2$ :

```
bge Rsrc1, Src2, label Branch on Greater Than Equal }\mp@subsup{}{}{\dagger
```

bgeu Rsrc1, Src2, label Branch on GTE Unsigned ${ }^{\dagger}$

Conditionally branch to the instruction at the label if the contents of Rs are greater than or equal to 0 :
bgez Rs, label Branch on Greater Than Equal Zero

| 1 | Rs | 1 | Offset |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

Conditionally branch to the instruction at the label if the contents of Rs are greater than or equal to 0 . Save the address of the next instruction in register 31:
bgezal Rs, label Branch on Greater Than Equal Zero And Link

| 1 | Rs | $0 \times 11$ | Offset |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

Conditionally branch to the instruction at the label if the contents of register Rsrc1 are greater than Src2:

```
bgt Rsrc1, Src2, label Branch on Greater Than }\mp@subsup{}{}{\dagger
bgtu Rsrc1, Src2, label Branch on Greater Than Unsigned }\mp@subsup{}{}{\dagger
```

Conditionally branch to the instruction at the label if the contents of Rs are greater than 0 :

| bgtz Rs, label |
| :---: | :---: | :---: | :---: |
| 7 Rsanch on Greater Than Zero   <br> 7 Rs 0 Offset <br> 6 5 5 16 |

Conditionally branch to the instruction at the label if the contents of register Rsrc1 are less than or equal to $\operatorname{Src} 2$ :

```
ble Rsrc1, Src2, label Branch on Less Than Equal }\mp@subsup{}{}{\dagger
bleu Rsrc1, Src2, label Branch on LTE Unsigned }\mp@subsup{}{}{\dagger
```

Conditionally branch to the instruction at the label if the contents of Rs are less than or equal to 0 :
blez Rs, label Branch on Less Than Equal Zero

| 6 | Rs | 0 | Offset |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

Conditionally branch to the instruction at the label if the contents of Rs are less than 0 . Save the address of the next instruction in register 31:
bltzal Rs, label Branch on Less Than And Link

| 1 | Rs | $0 \times 10$ | Offset |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

Conditionally branch to the instruction at the label if the contents of register Rsrc1 are less than Src2:
blt Rsrc1, Src2, label
Branch on Less Than ${ }^{\dagger}$
bltu Rsrc1, Src2, label
Branch on Less Than Unsigned ${ }^{\dagger}$

Conditionally branch to the instruction at the label if the contents of Rs are less than 0 :
bltz Rs, label Branch on Less Than Zero

| 1 | Rs | 0 | Offset |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

Conditionally branch to the instruction at the label if the contents of register Rsrc1 are not equal to Src2:
bne Rs, Rt, label Branch on Not Equal

| 5 | Rs | Rt | Offset |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

Conditionally branch to the instruction at the label if the contents of Rsrc are not equal to 0 :
bnez Rsrc, label Branch on Not Equal Zero ${ }^{\dagger}$

Unconditionally jump to the instruction at Target:
j label

| 2 | Target |
| :---: | :---: |
| 6 | 26 |

Unconditionally jump to the instruction at Target. Save the address of the next instruction in register 31:
jal label

| 3 | Target | Jump and Link |
| :---: | :---: | :---: |
| 6 | 26 |  |

Unconditionally jump to the instruction whose address is in register Rs. Save the address of the next instruction in register Rd (or in register 31, if Rd is omitted):

```
jalr [Rd,] Rs Jump and Link Register
```

| 0 | Rs | 0 | $\operatorname{Rd}$ | 0 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 6 |  |

Unconditionally jump to the instruction whose address is in register Rs:
jr Rs

| 0 | Rs | Jump Register |  |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 0 | 8 |

## Load Instructions

Load computed address, not the contents of the location, into register Rdest:

```
la Rdest, address Load Address }\mp@subsup{}{}{\dagger
```

Load the byte at address (or at Offset + contents of register Base) into register Rt. The byte is sign-extended by the 1 lb , but not the lbu, instruction:

lbu Rt, address|Offset(Base) Load Unsigned Byte

| $0 \times 24$ | Base | Rt | Offset |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

Load the 64 -bit quantity at address into registers Rdest and Rdest +1 :
ld Rdest, address Load Double-Word ${ }^{\dagger}$

Load the 16-bit quantity (halfword) at address (or at Offset + contents of register Base) into register Rt. The halfword is sign-extended by the lh, but not the lhu, instruction:
Ih Rt, address|Offset(Base)

| $0 \times 21$ | Base | Rt | Load Halfword |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | Offset |

Ihu Rt, address $\mid$ Offset(Base)

| $0 \times 25$ | Base | Rt | Load Unsigned Halfword |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | Offset |

Load the 16 -bit immediate into the most significant 16 bits of register Rt:
lui Rt, Imm

| 15 | 0 | Rt | Load Upper Immediate |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | Imm |

Load the 32-bit quantity (word) at address (or at Offset + contents of register Base) into register Rt:
lw Rt, address|Offset(Base)

| $0 \times 23$ | Base | Rt | Load Wo |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | Offset |

Load the word at address (or at Offset + contents of register Base) into register Rt of coprocessor $z(0-3)$ :
lwcz Rt, addresslOffset(Base) Load Word Coprocessor

| $0 \mathrm{x} 3 z$ | Base | Rt | Offset |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

Load the left (right) bytes from the word at the possibly-unaligned address into register Rdest:
lwl Rdest, address

| $0 \times 22$ | Rs | Rt | Load Word Left |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | Offset |

lwr Rdest, address

| $0 \times 23$ | Rs | Rt | Load Word Right |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

Load the 16 -bit quantity (halfword) at the possibly-unaligned address into register Rdest. The halfword is sign-extended by the ulh, but not the ulhu, instruction:
ulh Rdest, address Unaligned Load Halfword ${ }^{\dagger}$ ulhu Rdest, address Unaligned Load Halfword Unsigned ${ }^{\dagger}$

Load the 32-bit quantity (word) at the possibly-unaligned address into register Rdest:

```
ulw Rdest, address Unaligned Load Word }\mp@subsup{}{}{\dagger
```


## Store Instructions

Store the low byte from register Rt at address:
sb Rt, address Store Byte

| $0 \times 28$ | Rs | Rt | Offset |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

Store the 64-bit quantity in registers Rsrc and Rsrc + 1 at address:
sd Rsrc, address Store Double-Word ${ }^{\dagger}$

Store the low halfword from register Rt at address:
sh Rt, address

| $0 \times 29$ | Rs | Rt | Store Halfword |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | Offset |

Store the word from register Rt at address:


Store the word from register Rt of coprocessor $z$ at address:
Swc $z$ Rt, address

| $0 \mathrm{x} 3(1-z)$ | Rs | Rt | Store Word Coprocessor |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | Offset |

Store the left (right) bytes from register Rt at the possibly-unaligned address:


| $0 \times 2 \mathrm{e}$ | Rs | Rt | Offset |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

Store the low halfword from register Rsrc at the possibly-unaligned address:
ush Rsrc, address Unaligned Store Halfword ${ }^{\dagger}$

Store the word from register Rsrc at the possibly-unaligned address:
usw Rsrc, address Unaligned Store Word ${ }^{\dagger}$

## Data Movement Instructions

Move the contents of Rsrc to Rdest:
move Rdest, Rsrc
Move ${ }^{\dagger}$

The multiply and divide unit produces its result in two additional registers, hi and lo. The following instructions move values to and from these registers. The multiply, divide, and remainder instructions described above are pseudoinstructions that make it appear as if this unit operates on the general registers and detect error conditions such as divide by zero or overflow.

Move the contents of the hi (lo) register to register Rd:


Move the contents of register Rs to the hi (lo) register:


Coprocessors have their own register sets. The following instructions move values between these registers and the CPU's registers.

Move the contents of coprocessor $z$ 's register Rd to CPU register Rt:
$\mathrm{mfc} z \mathrm{Rt}, \mathrm{Rd}$

| $0 \mathrm{x} 1 z$ | 0 | Rt | Rd | 0 |
| :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 11 |

Move the contents of floating point registers FRsrc1 and FRsrc1 + 1 to CPU registers Rdest and Rdest +1 :
mfc1.d Rdest, FRsrc1 Move Double From Coprocessor $1{ }^{\dagger}$

Move the contents of CPU register Rt to coprocessor $z$ 's register Rd:


## Floating Point Instructions

The MIPS has a floating point coprocessor (numbered 1) that operates on single precision (32-bit) and double precision (64-bit) floating point numbers. This coprocessor has its own registers, which are numbered $\$ \mathrm{f0}-\$ \mathrm{f} 31$. Because these registers are only 32 -bits wide, two of them are required to hold doubles. To simplify matters, floating point operations only use even-numbered registersincluding instructions that operate on single floats.

Values are moved in or out of these registers one word (32-bits) at a time by the lwc1, swc1, mtc1, and mfc1 instructions described above or by the l.s, l.d, s.s, and s.d pseudoinstructions described below. The flag set by floating point comparison operations is read by the CPU with its bc1t and bc1f instructions.

In the real instructions below, Fs and Fd are floating-point registers. In the pseudoinstructions, FRdest, FRsrc1, FRsrc2, and FRsrc are floating point registers (e.g., \$f2).

Compute the absolute value of the floating float double (single) in register Fs and put it in register Fd:

## abs.d Fd, Fs Floating Point Absolute Value Double


abs.s Fd, Fs
Floating Point Absolute Value Single

| $0 \times 11$ | 0 | 0 | Fs | Fd | 5 |
| :---: | :--- | :--- | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

Compute the sum of the floating float doubles (singles) in registers Fs and Ft and put it in register Fd:
add.d Fd, Fs, Ft

| $0 \times 11$ | 1 | Ft | Fs | Fd | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

add.s Fd, Fs, Ft Floating Point Addition Single

| $0 \times 11$ | 0 | Ft | Fs | Fd | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

Compare the floating point double in register Fs against the one in Ft and set the floating point condition flag FC true if they are equal:
c.eq.d Fs, Ft

| $0 \times 11$ | 1 | Ft | Fs | Fd | FC | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 2 | 4 |
| Compare Equal Double |  |  |  |  |  |  |
| c.eq.s Fs, Ft |  |  |  |  |  |  |
| $0 \times 11$ 0 Ft Fs Fd FC 2 <br> 6 5 5 5 5 2 4 |  |  |  |  |  |  |$.$| Compare Equal Single |
| :---: |

Compare the floating point double in register Fs against the one in Ft and set the floating point condition flag true if the first is less than or equal to the second:
c.le.d Fs, Ft

| $0 \times 11$ | 1 | Ft | Fs | 0 | FC | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 2 | 4 |

c.le.s Fs, Ft

Compare Less Than Equal Single

| $0 \times 11$ | 0 | Ft | Fs | 0 | FC | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 2 | 4 |

Compare the floating point double in register Fs against the one in Ft and set the condition flag true if the first is less than the second:

Convert the single precision floating point number or integer in register Fs to a double precision number and put it in register Fd:
cvich.s.s. Fd, Fs

| $0 \times 11$ | 1 | 0 | Fs | Fd | Fdert Single to Doubl |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | $0 \times 21$ |

cvt.d.w Fd, Fs Convert Integer to Double

| $0 \times 11$ | 0 | 0 | Fs | Fd | $0 \times 21$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

Convert the double precision floating point number or integer in register Fs to a single precision number and put it in register Fd:

```
cvt.s.d Fd, Fs
Convert Double to Single
\begin{tabular}{|c|c|c|c|c|c|}
\hline \(0 \times 11\) & 1 & 0 & Fs & Fd & \(0 \times 20\) \\
\hline 6 & 5 & 5 & 5 & 5 & 6 \\
\hline
\end{tabular}
cvt.s.w Fd, Fs Convert Integer to Single
```

| $0 \times 11$ | 0 | 0 | Fs | Fd | $0 \times 20$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

Convert the double or single precision floating point number in register Fs to an integer and put it in register Fd:
cvt.w.d Fd, Fs

| $0 \times 11$ | 1 | 0 | Fs | Fd | $0 \times 24$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

cvt.w.s Fd, Fs

| $0 \times 11$ | 0 | 0 | Fs | Fd | $0 \times 24$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

Compute the quotient of the floating float doubles (singles) in registers Fs and Ft and put it in register Fd:
div.d Fd, Fs, Ft

Floating Point Divide Double

| 0 x 11 | 1 | Ft | Fs | Fd | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

div.s Fd, Fs, Ft Floating Point Divide Single

| $0 \times 11$ | 0 | Ft | Fs | Fd | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

Load the floating float double (single) at address into register FRdest:

```
l.d FRdest, address Load Floating Point Double `
l.s FRdest, address Load Floating Point Single \dagger
```

Move the floating float double (single) from register Fs to register Fd:
mov.d Fd, Fs Move Floating Point Double

| $0 \times 11$ | 1 | 0 | Fs | Fd | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |



| $0 \times 11$ | 0 | 0 | Fs | Fd | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

Compute the product of the floating float doubles (singles) in registers Fs and Ft and put it in register Fd :
mul.d Fd, Fs, Ft

| 0 x 11 | 1 | Ft | Fs | Fd | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

mul.s Fd, Fs, Ft Floating Point Multiply Single

| $0 \times 11$ | 0 | Ft | Fs | Fd | 2 |
| :---: | :--- | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

Negate the floating point double (single) in register Fs and put it in register Fd:
neg.d Fd, Fs


> neg.s Fd, Fs

| 0 x 11 | 0 | 0 | Fs | Fd | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

Store the floating float double (single) in register FRdest at address: Store the floating float double (single) in register FRdest at address:

```
s.d FRdest, address Store Floating Point Double \dagger
s.s FRdest, address Store Floating Point Single `
```

Compute the difference of the floating float doubles (singles) in registers Fs and Ft and put it in register Fd:

sub.s Fd, Fs, Ft
Floating Point Subtract Single


## Exception and Trap Instructions

Restore the Status register:


Register \$v0 contains the number of the system call (see Table ??) provided by SPIM:

```
syscall System Call
\begin{tabular}{|c|c|c|}
\hline \(0 \times 11\) & 0 & \(0 x c\) \\
\hline 6 & 20 & 6 \\
\hline
\end{tabular}
```

Cause exception $n$. Exception 1 is reserved for the debugger:


Do nothing:
nop

|  | No operation |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 6 | 5 | 5 | 5 | 5 | 6 |

