

# Intensive Computation

Prof. A. Massini

June 4, 2021

End-of-term test

Student's Name

---

*Matricola* number

---

Exercise 1 (5 points)	
Exercise 2 (4 points)	
Exercise 3 (4 points)	
Question 1 (4 points)	
Question 2 (4 points)	
Exercise 4 (4 points)	
Exercise 5 (4 points)	
Exercise 6 (4 points)	
Total (33 points)	

### Exercise 1 (5 points) - GPU & CUDA

You need to write a kernel that operates on an ultrasound color image represented by a matrix of size **1440x1280x24** (color images: have 24 bits for representing the three colors red, green, blue with 8 bits). You would like to assign one thread to each matrix element. You would like your thread blocks to use the maximum number of threads per block possible on your device.

- a) How would you select the dimensions of a **2D grid and 2D rectangular blocks** for your kernel, minimizing the number of idle threads? Consider a device having compute capability 1.3.
- b) How would you select the dimensions of a **2D grid and 3D blocks** with the three sides all equal for your kernel, minimizing the number of idle threads? Consider a device having compute capability 3.5.

Technical specifications	Compute capability (version)									
	1.0	1.1	1.2	1.3	2.x	3.0	3.5	3.7	5.0	5.2
Maximum dimensionality of grid of thread blocks	2				3					
Maximum x-dimension of a grid of thread blocks	65535					2 <sup>31</sup> -1				
Maximum y-, or z-dimension of a grid of thread blocks	65535									
Maximum dimensionality of thread block	3									
Maximum x- or y-dimension of a block	512				1024					
Maximum z-dimension of a block	64									
Maximum number of threads per block	512				1024					
Warp size	32									
Maximum number of resident blocks per multiprocessor	8					16			32	
Maximum number of resident warps per multiprocessor	24		32		48		64			
Maximum number of resident threads per multiprocessor	768		1024		1536		2048			
Technical specifications	1.0	1.1	1.2	1.3	2.x	3.0	3.5	3.7	5.0	5.2
	Compute capability (version)									

### Exercise 2 (4 points) – Interconnection Networks – CLOS



Design a Clos network of size 480 x 480, using in the first stage modules having 25 inputs. Consider both cases, strictly non-blocking and rearrangeable network.

#### Strictly non-blocking

$$m > 2n - 1 = 2 \cdot 25 - 1 = 49$$

$$r = \left\lceil \frac{N}{m} \right\rceil = \left\lceil \frac{480}{25} \right\rceil = 20$$

- stage 1 20 modules 25 x 48
- stage 2 48 modules 20 x 20
- stage 3 20 modules 48 x 25



#### Rearrangeable non-blocking

$$m \geq n = 25$$

$$r = \left\lceil \frac{N}{m} \right\rceil = 20$$

- stages 1 and 3 20 modules 25 x 25
- stage 2 25 modules 20 x 20

Compare the cost of the crossbar 480 x 480 and the Clos network, strictly non-blocking and rearrangeable non-blocking, designed in the previous point.

$$\text{Cost of crossbar } C = 480 \times 480 = 230.400$$

Cost of strictly non-blocking Clos network

$$C_{NB} = (20 \times 2 \times (25 \times 25)) + (48 \times 20 \times 20) + (20 \times 2 \times (25 \times 25)) = 25.000 + 19.600 + 25.000 = 69.600$$

Cost of rearrangeable nonblocking Clos network


$$C_{R-NB} = (20 \times 25 \times 25) + (25 \times 20 \times 20) + (20 \times 25 \times 25) = 12.500 + 10.000 + 12.500 = 35.000$$

$$GAIN_{NB} = \frac{230.400}{69.600} = 3,31$$


$$GAIN_{R-NB} = \frac{230.400}{35.000} = 6,58$$

**Exercise 3 (4 points) – Interconnection networks – (2 log N - 1) MIN**

Draw a Shuffle-Shuffle network of size N=8 using the switches below. Is it possible to realize the permutation  $P = \begin{pmatrix} 01 & 23 & 45 & 67 \\ 46 & 32 & 75 & 01 \end{pmatrix}$  setting all the switches in the central stage on the straight state?



Which multistage network with  $2\log N - 1$  stages would you use to route the permutation P above, that guarantees to find a solution? Draw the network and show the connections.





### Exercises 4 (4 points) Amdhal Law

The following measurements are recorded with respect to the different instruction classes for the instruction set running a given set of benchmark programs:

Instruction Type	Instruction Count (millions)	Cycles per Instruction
Arithmetic and logic	5	6
Load and store	8	3
Branch	6	5
Others	6	4

Assume that instructions "Branch" can be modified so that they take 4 cycle per instruction instead of 5 as in the table. Compute the speedup obtained by introducing this enhancement using the **Amdhal law**.

How many cycles should "Arithmetic and logic" instructions consist of to reach at least the same speedup obtained modifying the number of cycles of "~~Arithmetic and logic~~ <sup>Branch</sup>" instructions as above?

AMDHAL LAW 
$$S = \frac{1}{(1 - \text{FRAC}) + \frac{\text{FRAC}}{\text{SPEEDUP}}}$$

• BRANCH

$$\text{FRAC}_B = \frac{6}{25} = 0,24$$

$$\text{SPEEDUP}_B = \frac{5}{4} = 1,25$$

$$S = \frac{1}{(1 - 0,24) + \frac{0,24}{1,25}} = \frac{1}{0,76 + 0,192} = \frac{1}{0,952} = 1,05$$

$$\frac{1}{(1 - \frac{5}{25}) + \frac{5/25}{6/c'}} = 1,05$$

$$\frac{1}{0,8 + \frac{5}{150} \cdot c'} = 1,05$$

$$0,8 + \frac{5}{150} \cdot c' = \frac{1}{1,05}$$

$$\frac{5}{150} c' = \left( \frac{1}{1,05} - 0,8 \right) \frac{150}{5} = (0,95 - 0,8) 30 = 4,5$$

Hence  
the same speedup  
of the new Branch,  
AL instructions should  
consist of cycles

### Exercises 5 (4 points) Performance equation

Suppose we have made the following measurements, where we are considering Arithmetic and FP (Floating Point) instructions:

Frequency of Arithmetic operations = 20%

Average CPI of Arithmetic operations = 4.2

Average CPI of other instructions = 2.8

Frequency of FP operations = 30%

CPI of FP = 5.6

Assume that the two design alternatives are to decrease the CPI of FP to 3.5 or to decrease the average CPI of Arithmetic operations to 2.4.

Compare these two design alternatives using the processor **performance equation** and compute the speedup in both cases.

$$CPI_{orig} = \sum_{i=1}^n CPI_i \times \frac{IC_i}{IC} = (4,2 \times 20\%) + (2,8 \times 80\%) = 0,84 + 2,24 = 3,08$$

$$CPI_{new\ Arith} = (2,4 \times 20\%) + (2,8 \times 80\%) = 0,48 + 2,24 = 2,72$$

$$FP = CPI_{orig} - \text{freq FP} (CPI_{FPold} - CPI_{FPnew})$$
$$30\% ($$

$$+ (5,6 \times 30\%) + (2,8 \times 50\%) = 3,56$$

$$SPEEDUP_{Arith} = 1,11$$

$$CPI_{new\ FP} = (4,2 \times 20\%) + (3,5 \times 30\%) + (2,8 \times 30\%) = 3,29$$

$$SPEEDUP_{FP} = 1,19$$

---


Arithmetic operation design is more convenient than the new  
FP operation design in both scenarios

### Exercise 6 (2+2 points) - Circuit time and area

A particular way to implement an adder is given by the **carry-select adder**, generally consisting of ripple carry adders and multiplexers. A 8-bit carry-select adder with a uniform block size of 4 is shown in the figure.

i) Compute the **time** (propagation delay) and **area** required by the 8-bit carry-select adder.

ii) Compare the 8-bit carry-select adder and the standard binary ripple-carry adder (that is compute the **speedup** both for time and area).



#### • DELAY CSA

$$t_1 = t_2 = 4 T_{FA} = 16 T_{GATE}$$

$$t_3 = t_4 = t_1 + T_{MUX} = T_1 + 2 T_{GATE} = 18 T_{GATE} = T_{CSA}$$

#### • AREA CSA

$$A_{CSA} = 12 A_{FA} + 5 A_{MUX(2 \times 1)} = 12 \cdot 7 A_{GATE} + 5 \cdot 3 A_{GATE} = (84 + 15) A_{GATE} = 99 A_{GATE}$$

#### • DELAY RCA

$$T_{RCA} = 8 T_{FA} = 32 T_{GATE}$$

#### • AREA RCA

$$A_{RCA} = 8 A_{FA} = 56 A_{GATE}$$

#### • SPEEDUP CSA VS RCA

$$S_T = \frac{T_{RCA}}{T_{CSA}} = \frac{32}{18} = 1,78$$

$$S_A = \frac{A_{RCA}}{A_{CSA}} = \frac{56}{99} = 1,77$$