





Implementazione ad un ciclo di clock di MIPS (solamente le istruzioni: add, sub, and, or, xor, slt, lw, sw, beq, j)






`add $t1, $t2, $t3`





sw \$t1, 64(\$t2)



`beq $t1, $t2, 1024`

