# Verilog

#### Harris & Harris, Digital Design and Computer Architecture

Ch. 4 - Hardware Description Languages

- 4.2.10 Delays
- 4.4 SEQUENTIAL LOGIC
- 4.5 MORE COMBINATIONAL LOGIC



- HDL statements may be associated with delays, helpful during simulation to predict how fast a circuit will work and for debugging purposes (but ignored during synthesis)
- Let's consider a previous example and its simulation waveforms

Now: 800 ns		0 ns 160 320 ns 480 640 ns 800
👌 a	0	
👌 b	0	
<mark>ЪЛ</mark> с	0	
🔊 у	0	

- We now add delays to the previous function
- We assume:
  - inverters have a delay of 1 ns,
  - three-input AND gates have a delay of 2 ns,
  - three-input OR gates have a delay of 4 ns



Note that the beginning of the simulation only the variables а, ь, с are known. In particular **y is initially unknown** 



#### After 1 ns inverters produce their outputs



After 2 ns and gates produce their outputs







# Sequential Logic

- SystemVerilog uses idioms to describe latches, flip-flops and FSMs
- Other coding styles may simulate correctly but produce incorrect hardware



# Always Statement

- The majority of modern commercial systems are built with registers using positive edge-triggered D flip-flops
- In SystemVerilog always statements signals keep their old value until an event in the sensitivity list takes place that explicitly causes them to change

```
always @(sensitivity list)
   statement;
```

- Whenever the event in sensitivity list occurs, statement is executed
- Hence, code using always, with appropriate sensitivity lists, can be used to describe sequential circuits

# D Flip-Flop

- For example, the flip-flop includes only **clk** in the sensitive list
- It remembers its old value of q until the next rising edge of the clk, even if d changes in the interim



# D Flip-Flop

- <= is called a **nonblocking assignment**
- <= is used instead of assign inside an always statement



# D Flip-Flop

- always statements can be used to imply flip-flops, latches, or combinational logic, depending on the sensitivity list and statement
- To reduce the risk of common errors, SystemVerilog introduces always\_ff, always\_latch, and always\_comb
- always\_ff behaves like always but is used exclusively to imply flip-flops and allows tools to produce a warning if anything else is implied



## **Resettable registers**

- When simulation begins or power is first applied to a circuit, the output of a flop or register is **unknown**
- This is indicated with **x** in SystemVerilog
- It is good practice to use resettable registers so that on powerup you can put your system in a known state
- The reset may be either **asynchronous** or **synchronous**:
  - *asynchronous* reset occurs immediately
  - synchronous reset clears the output only on the next rising edge of the clock



## Resettable D Flip-Flop

// synchronous reset
always\_ff @(posedge clk)
 if (reset) q <= 4'b0;
 else q <= d;</pre>

#### Posedge clk is

alone in the sensitivity list thus:

 synchronously resettable flops respond to reset only on the rising edge of the clock

endmodule





## Resettable D Flip-Flop

// asynchronous reset
always\_ff @(posedge clk, posedge reset)
if (reset) q <= 4'b0;
else q <= d;</pre>

endmodule



**Posedge reset** is in the sensitivity list only on the *asynchronously resettable flop,* thus:

 asynchronously resettable flops
 immediately
 respond to a
 rising edge on
 reset

# D Flip-Flop with Enable

// enable and asynchronous reset
always\_ff @(posedge clk, posedge reset)
 if (reset) q <= 4'b0;
 else if (en) q <= d;</pre>

endmodule



Enabled registers respond to the clock only when the enable is asserted

Asynchronously resettable enabled registers retain their old value if both reset and en are FALSE

## Latch

endmodule



always\_latch is
equivalent to
always@(clk,d):
if clk is HIGH, d flows
through to q (positive
level sensitive)
otherwise, q keeps its
old value

It is the preferred idiom for describing a SystemVerilog latch: a warning is generated if the always\_latch block is not a latch

# More combinational logic

- SystemVerilog always statements are used to describe sequential circuits, because they remember the old state when no new state is prescribed
- We used assignment statements to describe combinational logic behaviorally
- **always** statements can also be used to describe combinational logic behaviorally, but:
  - the sensitivity list MUST respond to changes in all of the inputs
  - all outputs should have default values or must be assigned for every input combination, otherwise a latch will be generated to hold the current value

#### Blocking vs. Nonblocking Assignment

- SystemVerilog supports blocking and nonblocking assignments in an always statement
- = is **blocking** assignment:
  - A group of blocking assignments are evaluated in the order in which they appear in the code, just as one would expect in a standard programming language
- <= is **nonblocking** assignment:
  - A group of nonblocking assignments are evaluated concurrently
  - all of the statements are evaluated before any of the signals on the left hand sides are updated

Blocking vs. Nonblocking Assignment

- always\_comb reevaluates the statements inside the always statement any time any of the signals on the right hand side of <= or = in the always statement change</li>
- In this case, it is equivalent to always @ (a), but is better because it avoids mistakes if signals in the always statement are renamed or added
- If the code inside the always block is not combinational logic, SystemVerilog will report a warning

#### Blocking vs. Nonblocking Assignment

- In this case, always@(a,b,cin) would have been equivalent to always\_comb but always\_comb is better because it avoids missing signals in the sensitivity list
- this example uses blocking assignments, first computing p, then g, then s, and finally cout, that are better for combinational logic

# **Other Behavioral Statements**

- case and if statements are convenient for modeling more complicated combinational logic
- case and if statements MUST appear within always statements
- **case** statement
  - performs different actions depending on the value of its input
  - implies combinational logic only if all possible input combinations described
  - need to use default statement, otherwise it implies
     sequential logic, because the output will keep its old value in the undefined cases

## Combinational Logic using case

The case

colon

statement checks

the value of data

and performs the

action after the

The default

clause is used to

for all cases not

explicitly listed,

combinational logic

guaranteeing

define the output

module sevenseg(input		logic [3:0] data	•		
	output	logic [6:0] segm	ients);		
always_comb					
cas	e (data)				
/	1	abc_defg			
0	: segments =	7'b111_1110;			
1	: segments =	7'b011_0000;			
2	: segments =	7'b110_1101;	•		
3	: segments =	7'b111_1001;			
4	: segments =	7'b011_0011;			
5	: segments =	7'b101_1011;			
6	: segments =	7'b101_1111;			
7	: segments =	7'b111_0000;			
8	: segments =	7'b111_1111;			
9	: segments =	7'b111_0011;			
d	lefault: segments	$s = 7'b000_{0000};$	//required		
end	lcase				

endmodule

## **Other Behavioral Statements**

- always statements may also contain if statements
- The if statement may be followed by an **else** statement
- If all possible input combinations are handled, the statement implies combinational logic; otherwise, it produces sequential logic

```
priority circuit:
module priorityckt(input logic [3:0] a,
                     output logic [3:0] y);
                                               N-input priority
 always comb
                                               circuit sets the
  if (a[3]) y = 4'b1000;
                                               output bit TRUE
  else if (a[2]) y = 4'b0100;
                                               that corresponds
  else if (a[1]) y = 4'b0010;
  else if (a[0]) y = 4'b0001;
                                              to the most
  else y = 4'b0000;
                                               significant input
endmodule
                                               that is TRUE
```

# Combinational Logic using casez

- Truth tables may include **don't care**'s to allow simplification
- A priority circuit can be defined using don't cares
- The casez statement acts like a case statement but it also recognizes ? as don't care

