

# Verilog

**Harris & Harris, Digital Design and Computer Architecture**  
Ch. 4 - Hardware Description Languages



# Introduction

- Hardware description language (HDL):
  - specifies logic function only
  - Computer-aided design (CAD) tool produces or *synthesizes* the optimized gates
- Most commercial designs built using HDLs
- Two leading HDLs:
  - **SystemVerilog**
    - developed in 1984 by Gateway Design Automation
    - IEEE standard (1364) in 1995
    - Extended in 2005 (IEEE STD 1800-2009)
  - **VHDL 2008**
    - Developed in 1981 by the Department of Defense
    - IEEE standard (1076) in 1987
    - Updated in 2008 (IEEE STD 1076-2008)

# HDL to Gates

- **Synthesis**

- Transforms HDL code into a ***netlist*** describing the hardware (i.e., a list of gates and the wires connecting them)
- The logic synthesizer might perform **optimizations to reduce the amount of hardware required**
- The netlist may be a text file, or it may be drawn as a schematic to help visualize the circuit

- **Simulation**


- **Inputs** applied to circuit and **Outputs** checked for correctness
- Millions of dollars saved by debugging in simulation instead of hardware

# HDL to Gates

**IMPORTANT:** When using an HDL, think of the **hardware** the HDL should produce


- Think of your system in terms of **blocks of combinational logic, registers, and finite state machines**
- Sketch these blocks on paper and show how they are connected before you start writing code
- The best way to learn an HDL is by example
- HDLs have specific ways of describing various classes of logic

# SystemVerilog Modules



- A block of hardware with inputs and outputs is called a module
- An AND gate, a multiplexer, and a priority circuit are all examples of hardware modules

# SystemVerilog Modules



## Two types of Modules:

- **Behavioral:** describe what a module does
- **Structural:** describe how it is built from simpler modules

# Behavioral SystemVerilog

## SystemVerilog:

```
module example(input  logic a, b, c,  
               output logic y);  
    assign y = ~a & ~b & ~c | a & ~b & ~c | a & ~b &  c;  
endmodule
```

# Behavioral SystemVerilog

## SystemVerilog:

```
module example(input  logic a, b, c,  
               output logic y);  
    assign y = ~a & ~b & ~c | a & ~b & ~c | a & ~b &  c;  
endmodule
```

- module/endmodule: required to begin/end module
- example: name of the module
- Operators:
  - ~: NOT
  - &: AND
  - |: OR




# HDL Synthesis

## SystemVerilog:

```
module example(input  logic a, b, c,  
               output logic y);  
    assign y = ~a & ~b & ~c | a & ~b & ~c | a & ~b & c;  
endmodule
```


## Synthesis:



# HDL Simulation

## SystemVerilog:

```
module example(input  logic a, b, c,  
               output logic y);  
    assign y = ~a & ~b & ~c | a & ~b & ~c | a & ~b &  c;  
endmodule
```



# SystemVerilog Syntax

- Case sensitive
  - **Example:** `reset` and `Reset` are not the same signal
- No names that start with numbers
  - **Example:** `2mux` is an invalid name
- Whitespace ignored
- Comments:
  - `// single line comment`
  - `/* multiline  
comment */`

# Structural Modeling - Hierarchy

```
module and3(input  logic a, b, c,  
            output logic y);  
    assign y = a & b & c;  
endmodule  
-----  
module inv(input  logic a,  
           output logic y);  
    assign y = ~a;  
endmodule  
-----  
module nand3(input  logic a, b, c  
             output logic y);  
    logic n1;                                // internal signal  
  
    and3 andgate(a, b, c, n1); // instance of and3  
    inv  inverter(n1, y);      // instance of inv  
endmodule
```

# Structural Modeling - Hierarchy

```
module and3(input  logic a, b, c,  
            output logic y);
```

```
    assign y = a & b & c;
```

```
endmodule
```

```
-----
```

```
module inv(input  logic a,  
            output logic y);
```

```
    assign y = ~a;
```

```
endmodule
```

```
-----
```

```
module nand3(input  logic a, b, c  
              output logic y);
```

```
    logic n1;                                // internal signal
```

```
    and3 andgate(a, b, c, n1);               // instance of and3
```

```
    inv inverter(n1, y);                     // instance of inv
```

```
endmodule
```

internal signal  
are neither inputs nor  
outputs, but are used  
only internal to the  
module (similar to  
local variables in  
programming  
languages)

# Bitwise Operators


```
module gates(input  logic [3:0] a, b,  
             output logic [3:0] y1, y2, y3, y4, y5);  
    /* Five different two-input logic  
       gates acting on 4 bit busses */  
    assign y1 = a & b;      // AND  
    assign y2 = a | b;      // OR  
    assign y3 = a ^ b;      // XOR  
    assign y4 = ~(a & b);   // NAND  
    assign y5 = ~(a | b);   // NOR  
endmodule
```

Bitwise operators act  
on single-bit signals or  
on multi-bit busses

`a[3:0]` rappresenta un bus a 4 bit  
denominati dal più significativo al meno  
significativo `a[3]` `a[2]` `a[1]` `a[0]`  
Si può denominare il bus `a[4:1]` oppure  
`a[0:3]` e usare gli indici di conseguenza

# Bitwise Operators


```
module gates(input  logic [3:0]  a, b,  
             output logic [3:0] y1, y2, y3, y4, y5);  
    /* Five different two-input logic  
       gates acting on 4 bit busses */  
    assign y1 = a & b;      // AND  
    assign y2 = a | b;      // OR  
    assign y3 = a ^ b;      // XOR  
    assign y4 = ~(a & b);   // NAND  
    assign y5 = ~(a | b);   // NOR  
endmodule
```



# Reduction Operators

```
module and8(input  logic [7:0] a,
            output logic      y);
    assign y = &a;
    // &a is much easier to write than
    // assign y = a[7] & a[6] & a[5] & a[4] &
    //           a[3] & a[2] & a[1] & a[0];
endmodule
```

Reduction operators  
imply a multiple-  
input gate acting on  
a single bus






# Reduction Operators

```
module and8(input  logic [7:0] a,
            output logic      y);
    assign y = &a;
    // &a is much easier to write than
    // assign y = a[7] & a[6] & a[5] & a[4] &
    //           a[3] & a[2] & a[1] & a[0];
endmodule
```

Reduction operators imply a multiple-input gate acting on a single bus




- Eight-input AND gate with inputs  $a_7, a_6, \dots, a_0$
- Reduction operators exist for OR, XOR, NAND, NOR, and XNOR gates
- Note that a multiple-input XOR performs parity: TRUE if an odd number of inputs are TRUE

# Conditional Assignment

```
module mux2(input  logic [3:0] d0, d1,  
            input  logic      s,  
            output logic [3:0] y);  
    assign y = s ? d1 : d0;  
endmodule
```


Select the output from among alternatives based on an input called the condition



- ? : is also called a *ternary operator* because it operates on 3 inputs: s, d1, and d0
- ? : chooses, based on a first expression, between a second and third expression

# Internal Variables

```
module fulladder(input  logic a, b, cin,  
                 output logic s, cout);  
    logic p, g;    // internal nodes  
  
    assign p = a ^ b;  
    assign g = a & b;  
  
    assign s = p ^ cin;  
    assign cout = g | (p & cin);  
endmodule
```



# Precedence

Highest

~	NOT
*, /, %	mult, div, mod
+, -	add, sub
<<, >>	shift
<<<, >>>	arithmetic shift
<, <=, >, >=	comparison
==, !=	equal, not equal
&, ~&	AND, NAND
^, ~^	XOR, XNOR
, ~	OR, NOR
? :	ternary operator

Lowest

# Numbers

Numbers can be specified in binary, octal, decimal, or hexadecimal

## Format: N'Bvalue

**N** = number of bits, **B** = base

**N'B** is optional but recommended (default is decimal)

Number	# Bits	Base	Decimal Equivalent	Stored
3'b101	3	binary	5	101
'b11	unsized	binary	3	00...0011
8'b11	8	binary	3	00000011
8'b1010_1011	8	binary	171	10101011
3'd6	3	decimal	6	110
6'o42	6	octal	34	100010
8'hAB	8	hexadecimal	171	10101011
42	Unsize	decimal	42	00...0101010

# Bit Manipulations: Example 1

```
assign y = {a[2:1], {3{b[0]}}}, a[0], 6'b100_010};
```

```
// if y is a 12-bit signal, the above statement  
    produces:
```


```
y = a[2] a[1] b[0] b[0] b[0] a[0] 1 0 0 0 1 0
```

```
// underscores (_) are used for formatting only to make  
// it easier to read. SystemVerilog ignores them.
```

# Bit Manipulations: Example 2

## SystemVerilog:


```
module mux2_8(input  logic [7:0] d0, d1,  
              input  logic      s,  
              output logic [7:0] y);  
  
    mux2 lsbmux(d0[3:0], d1[3:0], s, y[3:0]);  
    mux2 msbmux(d0[7:4], d1[7:4], s, y[7:4]);  
endmodule
```



# Z: Floating Output

## SystemVerilog:

```
module tristate(input  logic [3:0] a,  
               input  logic      en,  
               output tri  [3:0] y) ;  
    assign y = en ? a : 4'bz;  
endmodule
```



The tristate buffer has three possible output states: HIGH (1), LOW (0), and floating (Z). The tristate buffer has an input A, output Y, and enable E.

When the enable is:

- TRUE, the tristate buffer transfers the input value to the output
- FALSE, the output is allowed to float (Z)



# SystemVerilog logic datatype

- SystemVerilog logic datatype can assume 0, 1, z, and x values.
- x indicates an **invalid logic level**: if a bus is simultaneously driven to 0 and 1 by two enabled tristate buffers (or other gates), the result is x, indicating contention
- At the start of simulation, state nodes such as flip-flop outputs are initialized to an unknown state (x in SystemVerilog)
- z indicates a **floating value** - particularly useful for describing a tristate buffer, whose output floats when the enable is 0: if the buffer is enabled, the output is the same as the input, if the buffer is disabled, the output is assigned a floating value z

# TRUTH TABLES WITH UNDEFINED AND FLOATING INPUTS

SystemVerilog sometimes can determine the output of logic operation despite some inputs being unknown

&		A			
		0	1	z	x
B	0	0	0	0	0
	1	0	1	x	x
	z	0	x	x	x
	x	0	x	x	x

		A			
		0	1	z	x
B	0	0	1	x	x
	1	1	1	1	1
	z	x	1	x	x
	x	x	1	x	x

# Versioni di Verilog

## module con diverse versioni di Verilog

```
module old_verilog(a, b);
```

```
    input a;
```

```
    output b;
```

```
    assign b = a;
```

```
endmodule
```

```
---
```

```
module new_verilog(input a, output b);
```

```
    assign b = a;
```

```
endmodule
```

```
---
```

```
module system_verilog(input logic a, output logic b);
```

```
    assign b = a;
```

```
endmodule
```



# Testbenches

- A **testbench** is an HDL module that is used to test another module, that is now called the **device under test** (DUT)
- The testbench contains statements:
  - to apply inputs to the DUT
  - and
  - to check that the correct outputs are produced
- The input and desired output patterns are called ***test vectors***
- Types of testbench:
  - Simple
  - Self-checking
  - Self-checking with testvectors

# Example

Consider the SystemVerilog code to implement the following function in hardware:

$$y = \bar{a}\bar{b}\bar{c} + a\bar{b}\bar{c} + a\bar{b}c$$

```
module sillyfunction(input  logic a, b, c,  
                    output logic y);  
    assign y = ~a & ~b & ~c | a & ~b & ~c | a & ~b & c;  
endmodule
```

# Simple Testbench

```
module testbench1();  
    logic a, b, c;  
    logic y;  
  
    // instantiate device under test  
    sillyfunction dut(a, b, c, y);  
  
    // apply inputs one at a time  
    initial begin  
        $monitor("%4d a=%b b=%b c=%b  
                y=%b", $time, a, b, c, y);  
        a = 0; b = 0; c = 0;  
        #10;  
        b = 1;  
        #10;  
        $finish;  
    end  
endmodule
```

## Simple testbench

- It instantiates the DUT
- then applies the inputs

## Blocking assignments

and **delays** are used to apply the inputs in the appropriate order (**# symbol** is used to indicate the number of units of delay)

The **initial** statement executes the statements in its body at the start of simulation and is used in testbenches

The user check the results to **verify the outputs** are **correct**

# Indicazioni utili

- Dove scaricare Icarus Verilog

<https://steveicarus.github.io/iverilog/>

- Dove scaricare GTKwave (per visualizzare le forme d'onda)

<https://gtkwave.sourceforge.net>

- Come lanciare un testbench

```
$ iverilog -g2005-sv -s Name_testbench NameModule.sv && a.out
```

# Siti interessanti

- [https://www.xilinx.com/htmldocs/xilinx2017\\_4/sdaccel\\_doc/yeo1504034293627.html](https://www.xilinx.com/htmldocs/xilinx2017_4/sdaccel_doc/yeo1504034293627.html)
- <https://ezcontents.org/lut-programmable-logic-gate>
- <https://emulation.gametechwiki.com/index.php/FPGA>
- <https://blog.tempus-ex.com/real-time-video-processing-with-fpgas/>
- <https://www.retrorgb.com/ultrahdmi.html>
- <https://insurrectionindustries.com/product/carby-v2/>
- <https://shmups.system11.org/viewtopic.php?t=54795&start=90>
- <https://community.element14.com/technologies/fpga-group/b/blog/posts/the-n64-hdmi-conversion-project>
- <https://hdmi2usb.tv/home/>
- <https://www.citadelsecurities.com/careers/details/fpga-engineer/>