


Name: _____ Surname: _____

Exercise 1 (4 points): Consider the source registers R0, R1 and R2, and the destination registers D0, D1, D2 and D3. Design an interconnection schema such that:

- in D0 is moved R0, if R0 itself is even, otherwise it is moved the opposite of R0;
- the sum between R1 and R2 is moved in D1 if $R2 > R1$, in D2 if $R2 < R1$, in D3 if $R1 = R2$.

Transfers are enabled if R1 and R2 are even and with different sign.



Exercise 2 (3 points): By using axioms and laws of Boolean algebra, prove the following identity:

$$\underbrace{(a\bar{b} + \bar{b}c + c(\bar{a} + b)) \oplus ac}_{\text{II}} = ab + \bar{c}$$

$$[a\bar{b} + (b + \bar{c}) \cdot (\bar{c} + a\bar{b})] \oplus ac$$

$$= (a\bar{b} + b\bar{c} + \bar{c} + a\bar{b}\bar{c}) \oplus ac$$

$$= (a\bar{b} + \bar{c}) \oplus ac$$

$$= (a\bar{b} + \bar{c})(\overline{ac}) + \overline{(a\bar{b} + \bar{c})}ac$$


$$= (a\bar{b} + \bar{c})(\bar{a} + \bar{c}) + (\bar{a} + b)ac$$

$$= a\bar{b}\bar{c} + \bar{a}\bar{c} + \bar{c} + abc$$

$$= \bar{c} + abc = (\bar{c} + ab)(\bar{c} + c) = ab + \bar{c}$$

Exercise 3 (10 points): Give the tabular representation of an automaton that receives in input a bit sequence and gives in output 1 whenever the last 3 bits, seen as an integer 2-complement, represent a negative number that is not multiple of 4, by also considering overlappings; when 3 bits have not been received yet, return 0. Then, draw the temporal diagram with input 11001. Finally, modify the automaton not to admit overlappings and synthesize the associated circuit, by using a JK FF for the most signifying bit, T FFs for the remaining bits, and a PLA for the combinatorial part.

		0	1
ε	0 / 0	1 / 0	
0	00 / 0	01 / 0	
01	10 / 0	11 / 0	
00	00 / 0	01 / 0	
100	01 / 0	11 / 0	
101	10 / 0	01 / 1	
110	11 / 1	11 / 1	





	0	1
ε	0 / 0	1 / 0
0	00 / 0	01 / 0
1	10 / 0	11 / 0
00	00 / 0	01 / 0
01	10 / 0	11 / 0
10	00 / 0	ε / 1
11	ε / 1	ε / 1

0	0			
1	X	X		
10	X	X	X	
11	X	X	X	X
	ε	0	1	10


	0	1
ε	ε/0	1/0
1	10/0	11/0
10	ε/0	ε/1
11	ε/1	ε/1

$x y_1 y_0$	$y_1 y_0 z$	J, K, T_0
000	000	0 - 0
001	100	1 - 1
010	000	- 1 0
011	001	- 1 1
100	010	0 - 1
101	110	1 - 0
110	001	- 1 0
111	001	- 1 1


$$K_1 = 1$$



$$T_0 = \bar{x}y_0 + y_1y_0 + x\bar{y}_1\bar{y}_0$$



$$Z = xy_1 + y_1y_0$$



Exercise 4 (5 points): Consider the hexadecimal number 2A5B and subtract to it in base 16 the hexadecimal number 9C7. Then, convert the result in a binary sequence of 16 bits, to be considered as a rational number in IEEE 754 half-precision format. Subtract from this number the rational number $\langle 1; 01001; 1100000000 \rangle$, still expressed in IEEE half-precision format, and write the result in the same format.

$$\begin{array}{r} 2A5B - \\ 9C7 = \end{array}$$

$$\hline 2094$$

$$\begin{array}{c} \nearrow \nearrow \nearrow \nearrow \\ 0010000010010100 \end{array}$$

$$\langle 0; 01000; 0010010100 \rangle$$

\Downarrow

$$\langle 0; 00000; 1001001010 \rangle$$

$$\begin{array}{r} 1, 1100000000 + \\ 0, 1001001010 = \end{array}$$

$$\hline 10, 0101001010$$

$$\langle 0; 01010; 0010100101 \rangle$$


Exercise 5 (1+1+2+2+2 points): The 4 variables function $f(a,b,c,d)$ holds 0 if $a(b \oplus c)=1$ or if $a+b+d=0$.

- Provide the truth table for f
- Write the canonical SOP and POS expressions for f
- Write the minimal SOP and POS expressions for f
- Realize f by using a MUX with 4 inputs
- Write f in ALL-NAND form

a	b	c	d	f
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	1


$$DCF = m_1 + m_3 + m_4 + m_5 + m_6 + m_7 + m_8 + m_9 + m_{14} + m_{15}$$

$$CCF = M_0 \cdot M_2 \cdot M_{10} \cdot M_{11} \cdot M_{12} \cdot M_{13}$$



$$\text{minSOP} = \bar{a}b + \bar{a}d + bc + a\bar{b}\bar{c}$$

$$\text{minPOS} = (a+b+d)(\bar{a}+b+c)(\bar{a}+b+\bar{c})$$



ALLNAND :

$$\bar{a}b + \bar{a}d + bc + a\bar{b}\bar{c}$$

$$= \overline{\bar{a}b} \cdot \overline{\bar{a}d} \cdot \overline{bc} \cdot \overline{a\bar{b}\bar{c}}$$

$$= \overline{\bar{a}a} \overline{b} \overline{a} \overline{a} d \overline{bc} \overline{a} \overline{b} \overline{b} \overline{c} \overline{c}$$

Name: _____ Surname: _____

Exercise 1 (1+1+2+2+2 points): The 4 variables function $f(a,b,c,d)$ holds 0 if $(\bar{a} + b)(a + \bar{b}) = 1$ or if $a \oplus b \oplus d = 0$.

- Provide the truth table for f
- Write the canonical SOP and POS expressions for f
- Write the minimal SOP and POS expressions for f
- Realize f by using a MUX with 4 inputs
- Write f in ALL-NOR form

$$\underbrace{(\bar{a} + b)(a + \bar{b})}_{=1} = a \otimes b$$

a	b	c	d	f
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0


$$DCF = m_4 + m_6 + m_8 + m_{10}$$

$$CCF = \prod_0 \prod_1 \prod_2 \prod_3 \prod_5 \prod_6 \prod_9 \prod_{11} \prod_{12} \prod_{13} \prod_{14} \prod_{15}$$

ab \ cd	00	01	11	10
00	0	1	0	1
01	0	0	0	0
11	0	0	0	0
10	0	1	0	1

$$\text{minSOP} = \bar{a} \bar{b} \bar{d} + a \bar{b} \bar{d}$$

$$\text{minPOS} = \bar{d} \cdot (a+b)(\bar{a}+\bar{b})$$



ALLNOR:

$$\bar{d} \cdot (a+b) \cdot (\bar{a}+\bar{b})$$


$$= \frac{\bar{d} \cdot (a+b) \cdot (\bar{a}+\bar{b})}{d + \overline{a+b} + \overline{\bar{a}+\bar{b}}}$$

$$= \frac{\bar{d} \cdot (a+b) \cdot (\bar{a}+\bar{b})}{d + \overline{a+b} + \overline{\bar{a}+\bar{b}}}$$

Exercise 2 (4 points): Consider the source registers R0, R1 and R2, and the destination registers D0, D1, D2, D3 and D4. Design an interconnection schema such that:


- in D0 is moved R0-R1, if R2 is even, otherwise it is moved R1-R0;
- R2 is moved in D1, if R1 is even and non-negative, in D2, if R1 is odd and non-negative, in D3, if R1 is even and negative, in D4, if R1 is odd and negative.

Transfers are enabled if R0 is not multiple of 2.



Exercise 3 (10 points): Give the tabular representation of an automaton that receives in input a bit sequence and gives in output 1 whenever the last 3 bits, seen as an integer 2-complement, represent a number that is either negative or multiple of 4, by also considering overlappings; when 3 bits have not been received yet, return 0. Then, draw the temporal diagram with input 11001. Finally, modify the automaton not to admit overlappings and synthesize the associated circuit, by using a JK FF for the most signifying bit, T FFs for the remaining bits, and a PLA for the combinatorial part.

	0	1
00	0/0	1/0
01	00/0	01/0
10	10/0	11/0
11	00/1	01/0
100	01/0	11/0
101	00/1	01/1
110	10/1	11/1



000
001
010
011
100
101
110

	0	1
ε	0/0	1/0
0	00/0	01/0
1	10/0	11/0
00	ε/1	01/0
01	10/0	11/0
10	ε/1	ε/1
11	ε/1	ε/1


$$T_1 = \bar{x}y_1 + y_2y_1 + \bar{x}\bar{y}_2y_0 + x\bar{y}_1\bar{y}_0 + xy_1y_0$$

$x y_2 y_1 y_0$	$y_2 y_1 y_0 z$	$J_2 K_2 T_1 T_0$
0000	0010	0 - 0 1
0001	0110	0 - 1 0
0010	1010	1 - 1 1
0011	0001	0 - 1 1
0100	1010	-0 0 1
0101	0001	-1 0 1
0110	0001	-1 1 0
0111	- - - -	- - - -
1000	0100	0 - 1 0
1001	1000	1 - 0 1
1010	1100	1 - 0 0
1011	1000	1 - 1 1
1100	1100	-0 1 0
1101	0001	-1 0 1
1110	0001	-1 1 0
1111	- - - -	- - - -

$$Z = y_2y_0 + y_2y_1 + \bar{x}y_1y_0$$

$$J_2 = y_1\bar{y}_0 + xy_0$$

$$T_0 = y_2y_0 + xy_0 + \bar{x}\bar{y}_1\bar{y}_0 + \bar{x}\bar{y}_2y_1$$



Exercise 4 (3 points): By using axioms and laws of Boolean algebra, prove the following identity:

$$\underbrace{(x\bar{z} + yz + y(x + \bar{z}))}_{\text{II}} \oplus xy = \bar{y} + xz$$

$$\begin{aligned} & \left[x\bar{z} + (\bar{y} + \bar{z}) \cdot (\bar{y} + \bar{x}z) \right] \oplus xy \\ &= (x\bar{z} + \bar{y} + \bar{x}\bar{y}z + \bar{y}\bar{z}) \oplus xy \\ &= (x\bar{z} + \bar{y}) \oplus xy \\ &= (x\bar{z} + \bar{y})(\bar{x} + \bar{y}) + (\bar{x} + z)xy \\ &= x\bar{y}\bar{z} + \bar{x}\bar{y} + \bar{y} + xyz \\ &= \bar{y} + xyz \\ &= (\bar{y} + xz)(\bar{y} + y) = xz + \bar{y} \end{aligned}$$

Exercise 5 (5 points): Consider the hexadecimal number 4A5B and subtract to it in base 16 the hexadecimal number 6C1. Then, convert the result in a binary sequence of 16 bits, to be considered as a rational number in IEEE 754 half-precision format. Subtract from this number the rational number $\langle 1; 10001; 1110000000 \rangle$, still expressed in IEEE half-precision format, and write the result in the same format.

$$\begin{array}{r} 4A5B - \\ 6C1 = \\ \hline 439A \\ \begin{array}{c} \wedge \quad \wedge \quad \wedge \quad \wedge \\ 0100 \ 0011 \ 1001 \ 1010 \end{array} \end{array}$$

$$\langle 0; 10000; 1110011010 \rangle$$

↓

$$\langle 0; 00000; 1110011010 \rangle$$

$$\begin{array}{r} 1, 1110000000 + \\ 0, 1111001101 = \\ \hline 10, 1101001101 \end{array}$$

$$\langle 0; 10010; 0110100110 \rangle$$