


Exercises on the topics of class 12

Exercises with solutions

Ex. 1. Analyze the following circuit:




SOLUTION:

The circuit corresponds to the pair of BEs:
Hence, it calculates the following binary BF:

$$\langle \overline{x_1} \cdot (x_2 + x_3) , (x_3 + x_1) \cdot x_1 \rangle$$

x_1	x_2	x_3	f
0	0	0	1 0
0	0	1	0 0
0	1	0	0 0
0	1	1	0 0
1	0	0	1 0
1	0	1	1 0
1	1	0	1 0
1	1	1	1 0

Ex. 2. Minimize the following circuit:




SOLUTION:

The given circuit corresponds to the BE:

$$(\overline{(x_2 \cdot x_3)} + x_2) \cdot x_1 = (\overline{x_2} + \overline{x_3} + x_2) \cdot x_1 = 1 \cdot x_1 = x_1$$

where we used De Morgan's law, the axiom of the complement, the annihilation law and the axiom for the neutral element. Hence, the given circuit corresponds to



Ex.3. Design the control circuit of a lift able to react to the following events

- Faulty door closure
- Abrupt stop at the floor
- Slow reaction to calling
- Sudden stop during the run

and that gives in output a warning signal every time that at least two of these events occur simultaneously (in the same run of the lift).

SOLUTION:

Let's associate a boolean variable to every event:

- Faulty door closure → C
- Abrupt stop at the floor → A
- Slow reaction to calling → T
- Sudden stop during the run → F
- Warning signal → W

The computed BF is:


C	A	T	F	W
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

By using the KMs we obtain:

		T	F						
				0	0	1	1	1	0
C	A								
0	0	0	0	1	0				
0	1	0	1	1	1				
1	1	1	1	1	1				
1	0	0	1	1	1				

and so $W = T \cdot F + C \cdot A + A \cdot F + A \cdot T + C \cdot F + C \cdot T$

Hence, the circuit is:




Ex. 4. Design a circuit with 7 bits in input $X_6X_5 \dots X_0$ and produces in output 8 bits: the 7 most signifying ones ($Y_7Y_6 \dots Y_1$) are equal to $X_6X_5 \dots X_0$, respectively, whereas $Y_0=1$ if $X_3X_2X_1X_0$ contains an even number of 1s, $Y_0=0$ otherwise.

SOLUTION:

Clearly, $Y_i=X_{i-1}$ for $i = 1, \dots, 7$. For Y_0 , its truth table is:

X3	X2	X1	X0	Y0
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

Hence, the corresponding KM is:



from which

$$Y0 = \bar{X}_3\bar{X}_2\bar{X}_1\bar{X}_0 + \bar{X}_3\bar{X}_2X_1X_0 + \bar{X}_3X_2\bar{X}_1X_0 + \bar{X}_3X_2X_1\bar{X}_0 + X_3X_2\bar{X}_1\bar{X}_0 + X_3X_2X_1X_0 + X_3\bar{X}_2\bar{X}_1X_0 + X_3\bar{X}_2X_1\bar{X}_0$$

This BE can be more compactly been expressed by using XOR and XNOR gates:

$$\begin{aligned} Y0 &= \bar{X}_3\bar{X}_2(\bar{X}_1\bar{X}_0 + X_1X_0) + \bar{X}_3X_2(\bar{X}_1X_0 + X_1\bar{X}_0) + X_3X_2(\bar{X}_1\bar{X}_0 + X_1X_0) + X_3\bar{X}_2(\bar{X}_1X_0 + X_1\bar{X}_0) \\ &= (\bar{X}_3\bar{X}_2 + X_3X_2)(\bar{X}_1\bar{X}_0 + X_1X_0) + (\bar{X}_3X_2 + X_3\bar{X}_2)(\bar{X}_1X_0 + X_1\bar{X}_0) \\ &= (X_3XNOR X_2)(X_1XNOR X_0) + (X_3XOR X_2)(X_1XOR X_0) \\ &= (X_3XNOR X_2)XNOR(X_1XNOR X_0) \end{aligned}$$

Drawing the circuital schema is now an easy task (left to the reader).

Ex. 5. Design a circuit that, taken two naturals A and B represented with 2 bits, gives in output A+B, if such a number can be represented with 2 bits, otherwise returns the more signifying bits of A+B.

SOLUTION:

a_1	a_0	b_1	b_0	c_1	c_0
0	0	0	0	0	0
0	0	0	1	0	1
0	0	1	0	1	0
0	0	1	1	1	1
0	1	0	0	0	1
0	1	0	1	1	0
0	1	1	0	1	1
0	1	1	1	1	0
1	0	0	0	1	0
1	0	0	1	1	1
1	0	1	0	1	0
1	0	1	1	1	0
1	1	0	0	1	1
1	1	0	1	1	0
1	1	1	0	1	0
1	1	1	1	1	1

The KM for c_1 is:

$b_1 \ b_0$	00	01	11	10
$a_1 \ a_0$				
00	0	0	1	1
01	0	1	1	1
11	1	1	1	1
10	1	1	1	1

from which $C_{min}^1 = a_1 + b_1 + a_0 b_0$, that cannot be further simplified. The KM for c_0 is:


$b_1 \ b_0$	00	01	11	10
$a_1 \ a_0$				
00	0	1	1	0
01	1	0	0	1
11	1	0	1	0
10	0	1	0	0

and so $C_{min}^2 = \bar{a}_1 \bar{a}_0 b_0 + \bar{a}_0 \bar{b}_1 b_0 + \bar{a}_1 a_0 \bar{b}_0 + a_0 \bar{b}_1 \bar{b}_0 + a_1 a_0 b_1 b_0$

$$= \bar{a}_1 (\bar{a}_0 b_0 + a_0 \bar{b}_0) + \bar{b}_1 (\bar{a}_0 b_0 + a_0 \bar{b}_0) + a_1 a_0 b_1 b_0$$


$$= (\bar{a}_1 + \bar{b}_1) (a_0 \text{ XOR } b_0) + a_1 a_0 b_1 b_0 = \overline{(a_1 \cdot b_1)} (a_0 \text{ XOR } b_0) + a_1 a_0 b_1 b_0$$

Hence, the circuit is:




Exercises without solutions

Ex. 1 (REMARK: solve this exercise only after you studied the MSI modules – class 14).
Given the circuit:



- Give the BE for z .
- From the BE of point a), derive the canonical SOP expression.
- Write the minimal POS.
- Realize z only with NAND gates.

Ex. 2. Analyze the following combinatorial circuit:



Then, derive from the BE of u its DCF, by using the definition of NOR and XOR and the boolean axioms and laws.

Ex. 3. Given two 2-bits binary numbers $A=a_1a_0$ and $B=b_1b_0$, design a circuit with 4 input lines a_1, a_0, b_1, b_0 , and three output lines c_2, c_1, c_0 that calculate:

- $A+B$ if A is smaller than or equal to B
- $A-B$ if A is greater than B

Ex. 4. In the setting of the previous exercise (same input and output bits), design a circuit that calculates:

- $A*2$ if $A+B$ is odd
- $A+B+1$ if $A+B$ is even

Ex. 5. Design a circuit with 3 inputs $X_2X_1X_0$ that outputs $Y=1$ if and only if $X_0 = (X_1 \text{ OR } X_2)$ or $X_1 = (X_0 \text{ AND } X_2)$.

Es. 6. Give a combinatorial circuit such that, given an integer number A with 4 bits represented in 2-complement, returns the integer B such that:

$$B = \begin{cases} A & \text{if } A \text{ is even} \\ A-1 & \text{if } A \text{ is odd and positive} \\ A+1 & \text{if } A \text{ is odd and negative} \end{cases}$$

Assume that A is always different from 1000.