## Exercises on the topics of class 12

## Exercises with solutions

Ex. 1. Analyze the following circuit:


SOLUTION:
The circuit corresponds to the pair of BEs: $\quad\left\langle\overline{x_{1}} \cdot\left(x_{2}+x_{3}\right),\left(\overline{x_{3}+x_{1}}\right) \cdot x_{1}\right\rangle$ Hence, it calculates the following binary BF:

| $\boldsymbol{x} \mathbf{1}$ | $\boldsymbol{x} \mathbf{2}$ | $\boldsymbol{x} \mathbf{3}$ | $\boldsymbol{f}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

Ex. 2. Minimize the following circuit:


## SOLUTION:

The given circuit corresponds to the BE:

$$
\left(\left(\overline{x_{2} \cdot x_{3}}\right)+x_{2}\right) \cdot x_{1}=\left(\bar{x}_{2}+\bar{x}_{3}+x_{2}\right) \cdot x_{1}=1 \cdot x_{1}=x_{1}
$$

where we used De Morgan's law, the axiom of the complement, the annihilation law and the axiom for the neutral element. Hence, the given circuit corresponds to


Ex.3. Design the control circuit of a lift able to react to the following events

- Faulty door closure
- Abrupt stop at the floor
- Slow reaction to calling
- Sudden stop during the run
and that gives in output a warning signal every time that at least two of these events occur simultaneousy (in the same run of the lift).

SOLUTION:

Let's associate a boolean variable to every event:

- Faulty door closure
- Abrupt stop at the floor
- Slow reaction to calling
- Sudden stop during the run
- Warning signal
$\rightarrow \quad \mathrm{C}$
$\rightarrow \quad \mathrm{A}$
$\rightarrow \quad \mathrm{T}$
$\rightarrow \quad \mathrm{F}$
$\rightarrow \quad \mathrm{W}$

The computed BF is:

| $\mathbf{C}$ | $\mathbf{A}$ | $\mathbf{T}$ | $\mathbf{F}$ | $\mathbf{W}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

By using the KMs we obtain:

and so

$$
\mathrm{W}=\mathrm{T} \cdot \mathrm{~F}+\mathrm{C} \cdot \mathrm{~A}+\mathrm{A} \cdot \mathrm{~F}+\mathrm{A} \cdot \mathrm{~T}+\mathrm{C} \cdot \mathrm{~F}+\mathrm{C} \cdot \mathrm{~T}
$$

Hence, the circuit is:


Ex. 4. Design a circuit with 7 bits in input $\mathrm{X} 6 \mathrm{X} 5 \ldots \mathrm{X} 0$ and produces in output 8 bits: the 7 most signifying ones (Y7Y6..Y1) are equal to X6X5...X0, respectively, whereas Y0=1 if X3X2X1X0 contains an even number of $1 \mathrm{~s}, \mathrm{Y} 0=0$ othertwise.

## SOLUTION:

Clearly, $\mathrm{Y}_{\mathrm{i}}=\mathrm{X}_{\mathrm{i}-1}$ for $\mathrm{i}=1, \ldots, 7$. For Y 0 , its truth table is:

| X3 | X2 | X1 | X0 | Y0 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |

Hence, the corresponding KM is:

from which

$$
\mathrm{Y} 0=\begin{aligned}
& \bar{X}_{3} \bar{X}_{2} \bar{X}_{1} \bar{X}_{0}+\bar{X}_{3} \bar{X}_{2} X_{1} X_{0}+\bar{X}_{3} X_{2} \bar{X}_{1} X_{0}+\bar{X}_{3} X_{2} X_{1} \bar{X}_{0}+X_{3} X_{2} \bar{X}_{1} \bar{X}_{0}+ \\
& X_{3} X_{2} X_{1} X_{0}+X_{3} \bar{X}_{2} \bar{X}_{1} X_{0}+X_{3} \bar{X}_{2} X_{1} \bar{X}_{0}
\end{aligned}
$$

This BE can be more compactly been expressed by using XOR and XNOR gates:

$$
\begin{aligned}
& Y 0=\bar{X}_{3} \bar{X}_{2}\left(\bar{X}_{1} \bar{X}_{0}+X_{1} X_{0}\right)+\bar{X}_{3} X_{2}\left(\bar{X}_{1} X_{0}+X_{1} \bar{X}_{0}\right)+X_{3} X_{2}\left(\bar{X}_{1} \bar{X}_{0}+\right. \\
& \left.X_{1} X_{0}\right)+X_{3} \bar{X}_{2}\left(\bar{X}_{1} X_{0}+X_{1} \bar{X}_{0}\right) \\
& =\left(\bar{X}_{3} \bar{X}_{2}+X_{3} X_{2}\right)\left(\bar{X}_{1} \bar{X}_{0}+X_{1} X_{0}\right)+\left(\bar{X}_{3} X_{2}+X_{3} \bar{X}_{2}\right)\left(\bar{X}_{1} X_{0}+X_{1} \bar{X}_{0}\right) \\
& =\left(X_{3} \text { XNOR X X } 2 \text { ) }\left(X_{1} \text { XNOR } X_{0}\right)+\left(X_{3} \text { XOR X X } 2 \text { ) }\left(X_{1} \text { XOR X } X_{0}\right)\right.\right. \\
& =\left(X_{3} \text { XNOR } X_{2}\right) \text { XNOR }\left(X_{1} \text { XNOR X } X_{0}\right)
\end{aligned}
$$

Drawing the circuital schema is now an easy task (left to the reader).

Ex. 5. Design a circuit that, taken two naturals A and B represented with 2 bits, gives in output $\mathrm{A}+\mathrm{B}$, if such a number can be represented with 2 bits, otherwise returns the more signifying bits of $A+B$.

SOLUTION:

| $\mathbf{a}_{1}$ | $\mathbf{a}_{0}$ | $\mathbf{b}_{1}$ | $\mathbf{b}_{0}$ | $\boldsymbol{c}_{1}$ | $\boldsymbol{c}_{0}$ |
| :---: | :---: | :---: | :---: | ---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 |

The KM for $c_{1}$ is:

| $\boldsymbol{a}_{1} b_{1} b_{0}$ | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | 1 | 1 |
| 01 | 0 | 1 | 1 | 1 |
| 11 |  | 1 | 1 | 1 |
| 10 | 1 | 1 |  | 1 |

from which $C^{1}{ }_{\text {min }}=a_{1}+b_{1}+a_{0} b_{0}$, that cannot be further simplified. The KM for $c_{0}$ is:

and so $\quad C^{2}{ }_{\text {min }}=\bar{a}_{1} \bar{a}_{0} b_{0}+\bar{a}_{0} \bar{b}_{1} b_{0}+\bar{a}_{1} a_{0} \bar{b}_{0}+a_{0} \bar{b}_{1} \bar{b}_{0}+a_{1} a_{0} b_{1} b_{0}$

$$
\begin{aligned}
& =\bar{a}_{1}\left(\bar{a}_{0} b_{0}+a_{0} \bar{b}_{0}\right)+\bar{b}_{1}\left(\bar{a}_{0} b_{0}+a_{0} \bar{b}_{0}\right)+a_{1} a_{0} b_{1} b_{0} \\
& =\left(\bar{a}_{1}+\overline{b_{1}}\right)\left(a_{0} \mathbf{X O R} b_{0}\right)+a_{1} a_{0} b_{1} b_{0}=\left(\overline{a_{1} \cdot b_{1}}\right)\left(a_{0} \mathbf{X O R} b_{0}\right)+a_{1} a_{0} b_{1} b_{0}
\end{aligned}
$$

Hence, the circuit is:


## Exercises without solutions

Ex. 1 (REMARK: solve this exercise only after you studied the MSI modules - class 14). Given the circuit:

a) Give the BE for z .
b) From the BE of point a), derive the canonical SOP expresison.
c) Write the minimal POS.
d) Realize $z$ onlt with NAND gates.

Ex. 2. Analyze the following combinatorial circuit:


Then, derive from the BE of $u$ its DCF, by using the definition of NOR and XOR and the boolean axioms and laws.

Ex. 3. Given two 2-bits binary numbers $\mathrm{A}=\mathrm{a} 1 \mathrm{a} 0$ and $\mathrm{B}=\mathrm{b} 1 \mathrm{~b} 0$, design a circuit with 4 input lines a1, a0, b1, b0, and three output lines c2, c1, c0 that calculate:

- $A+B$ if $A$ is smaller than or equal to $B$
- A-B if $A$ is greater than $B$

Ex. 4. In the setting of the previous exercise (same input and output bits), design a circuit that calculates:

* $\mathrm{A}^{*} 2$ if $\mathrm{A}+\mathrm{B}$ is odd
* $\mathrm{A}+\mathrm{B}+1$ if $\mathrm{A}+\mathrm{B}$ is even

Ex. 5. Design a circuit with 3 inputs X 2 X 1 X 0 that outputs $\mathrm{Y}=1$ if and only if $\mathrm{X} 0=(\mathrm{X} 1 \mathrm{OR} \mathrm{X} 2)$ or $\mathrm{X} 1=(\mathrm{X} 0$ AND X 2$)$.

Es. 6. Give a combinatorial circuit such that, given an integer number A with 4 bits represented in 2-complement, returns the integer B such that:

$$
B= \begin{cases}A & \text { if } A \text { is even } \\ A-1 & \text { if } A \text { is odd and positive } \\ A+1 & \text { if } A \text { is odd and negative }\end{cases}
$$

Assume that A is always different from 1000.

