




SAPIENZA
 UNIVERSITÀ DI ROMA
 DIPARTIMENTO DI INFORMATICA

Registers interconnection: examples
 Prof. Daniele Gorla





SAPIENZA
 UNIVERSITÀ DI ROMA
 DIPARTIMENTO DI INFORMATICA

Example 1

Let R_s be a source register and let R_{d_0} , R_{d_1} , R_{d_2} and R_{d_3} be four destination registers. Design the interconnection net such that, when in_Rd holds 1, the content of R_s is moved into R_d , where j is given by the binary number resulting from the two less signifying bits of R_s .

SOLUTION:





SAPIENZA
 UNIVERSITÀ DI ROMA
 DIPARTIMENTO DI INFORMATICA


Example 2


Design an interconnection between R_0 , R_1 and R_2 such that:

- R_0 is moved into R_1 if $R_1 > R_2$;
- R_1 is moved into R_2 if $R_0 < R_1$;
- R_2 is moved into R_0 if $R_0 = R_1 \vee R_2$ (where \vee denotes the bitwise OR).

SOLUTION:

The interconnection net is obtained as 3 1-to-1 schemata:







SAPIENZA
 UNIVERSITÀ DI ROMA
 DIPARTIMENTO DI INFORMATICA

Solution

We then have to design the circuit for the control signals in_R_0 , in_R_1 and in_R_2 . The conditions for the first two interconnections suggest to use comparators:


- $R_0 \rightarrow R_1$ if $R_1 > R_2$;
- $R_1 \rightarrow R_2$ if $R_0 < R_1$;
- $R_2 \rightarrow R_0$ if $R_0 = R_1 \vee R_2$




 SAPIENZA
UNIVERSITÀ DI ROMA
DIPARTIMENTO DI INFORMATICA


Solution (cont'd)

For in_R_0 , let us observe that the bitwise OR is simply performed as follows:



By using it, we shall have:



 SAPIENZA
UNIVERSITÀ DI ROMA
DIPARTIMENTO DI INFORMATICA

Example 3


Design a many-to-many interconnection net that allows to move the content of two among N k -bits registers $R_1...R_N$ to one between M computing modules (with two inputs) $E_1...E_M$.

Draw the black-box schema with all control circuits necessary for:


- selecting 2 among the N source registers (i.e., the operands);
- applying to them the functionality of one of the M computing modules.

Then, draw the detailed schema (up-to the level of FFs and logic gates) when we have:

- 3 source registers that store 2 bits ($N=3, k=2$), with FFs of kind JK;
- 2 computing modules ($M=2$), one of which is an adder and the other one that computes the bitwise AND of the input operators.


 SAPIENZA
UNIVERSITÀ DI ROMA
DIPARTIMENTO DI INFORMATICA

Black-box Solution




We have a (set of k) MUX for every operand in input to the computing modules: MUX1 selects the first operand among the N source registers through the control signals $c_1...c_n$; MUX2 selects the second operand through the control signals $c_{n+1}...c_{2n}$, where, as usual, n is the upper integer part of $\log_2 N$.

Every computing module has a control signal in_E_j that enables reading and computing the operands previously stored in the input lines of module j .

 SAPIENZA
UNIVERSITÀ DI ROMA
DIPARTIMENTO DI INFORMATICA

Detailed Solution

$N=3, k=2, M=2$:



mux_0 selects the less signifying bit of the first operand and mux_1 selects the most signifying one (hence, they are controlled by the same lines c_1 and c_2); mux_2 selects the less signifying bit of the second operand and mux_3 selects the most signifying one (again, they have the same control lines c_3 and c_4).

The operation is chosen by setting lines add (corresponding to in_E_1) and and (corresponding to in_E_2).

Finally, $carry$ is used to signal a possible carry out of the adder.