











We have a (set of k) MUX for every operand in input to the computing modules: MUX1 selects the first operand among the N source registers through the control signals $c_1...c_n$; MUX2 selects the second operand through the control signals $c_{n+1}...c_{2n}$, where, as usual, n is the upper integer part of $\log_2 N$.

Every computing module has a control signal in E_j that enables reading and computing the operands previously stored in the input lines of module *j*.

