



2. Binary encoding of the automaton We have to represent the 3 sets Q, Σ and Δ in binary. REMARK: a set with *n* elements requires $\lceil \log_2 n \rceil$ bits to be represented.

- every bit needed to represent the state is stored in a FF (it is the output *y* of the FF);
- every bit needed to represent an input character is an input of the circuit (it is one of the input variables *x*);
- every bit needed to represent an output character is an output of the circuit (it is one of the output variables *z*).

In our example, the input and output alphabeths are already coded in binary (they are exactly the set $\{0,1\}$).

Let's codify state q_0 as $y_1y_0 = 00$ in the FFs, q_1 with $y_1y_0 = 01$ and q_2 with $y_1y_0 = 10$ (the combination $y_1y_0 = 11$ is not used).

3. Future states table



We now turn the automaton to a table (that we call *future states*) where we provide the next state (i.e., that at time t+1) and output (at time t) as a function of the current state and of the input (both at time t).

This can be very easily done by starting from the tabular representation of the automaton (also from its drawing, of course...)



4. Excitation functions of the FFs



For every input of every FF, we add a new column to the future states table.

Every such a column is filled by relying on the excitation functions of the FFs, according to the current state (y) and the future one (Y).

The kind of the FFs can be either specified in the project or we can choose the one that generates the simplest final circuit.



5. Minimal BEs



From the resulting table, we have to derive the (minimal) BEs of the inputs of the FFs and for the outputs of the circuit.

REMARK: for future states (*Y*) you don't have to calculate a BE since they are automatically given by the FFs according to the current state (stored in the FFs) and their inputs (for which we calculate the BE).

According to the minimal BEs, we shall choose the kind of the FF for every stored bit (it is not mandatory that the FFs are all of the same kind!), if this was not specified by the specification.

$s_1 = xy_0 \qquad j_1 = xy_0 \qquad d_1 = \overline{x}y_1 + xy_0 \qquad t_1 = x(y_1 + xy_1) \qquad t_2 = x(y_1 + xy_1) \qquad t_3 = x(y_1 + xy_1) \qquad t_4 = x(y_1 + xy_1) \qquad t_5 = x(y_1 + xy_1) \qquad t_6 = x(y_1 + xy_1) \qquad t_8 = x(y_1 + y_1) \qquad t_8 = x($	
$k_1 = xy_1$ $k_1 = x$ $d_0 = \overline{x}y_0 + x\overline{y}_1\overline{y}_0$ $t_0 = x\overline{y}_1$	$+ y_0$)
$s_0 = x\overline{y}_1\overline{y}_0$ $j_0 = x\overline{y}_1$ 8 gates 3 ga	tes
$r_0 = xy_0$ $k_0 = x$	





SAPIENZA SAPIENZA **Optimal sequential net** A second example (1) To obtain the optimal sequential net (i.e., the one that has the smallest number of logical gates) we have to use: Implement the sequential net associated to the following automaton by using 1. The minimal automaton; SR flip-flops. 2. Consider all the possible binary encodings of states, inputs Then, show the temporal diagram with input 1100101. and outputs; 3. For every possible encoding in point 2, consider all possible combinations by using any of the 4 kinds of FFs. Clearly, this is unfeasible also for very small automata: T1 In our example, we have 24 possible encodings of the states and 4 kinds of FFs: so, 96 columns for the FFs inputs; with 2 FF, 2 with 2 inputs and 2 with 1 input, we would obtain 96×12 = 1152 EB!!! Never done in practice!! \rightarrow With nowadays costs and crossing times, having the really minimal circuit is not really needed







