

Articoli originali

- G.A. De Biase, A. Massini, *Redundant binary number representation for an inherently parallel arithmetic on optical computer*, Applied Optics, Vol. 32, No. 5, 1993
<http://twiki.di.uniroma1.it/pub/Users/PubblicazioniRivista/redundantAO.pdf>
- Abdallah K. Cherri, Mohammad A. Karim, *Modified-signed digit arithmetic using an efficient symbolic substitution*, Applied Optics, Vol. 27, Issue 18, pp. 3824-3827, 1988
- A Avizienis *Signed-digit number representations for fast parallel arithmetic*, IRE Transactions on Electronic Computers, 389-400, 1286, 1961

Articoli recenti (alcuni piuttosto tecnici)

- Junjie Peng ; Shanghai Univ., Shanghai, China ; Rong Shen ; Yi Jin ; Yunfu Shen, *Design and Implementation of Modified Signed-Digit Adder*, IEEE Transactions on Computers (Volume:63 , Issue: 5), 2014
 - A.S. Al-Zayed, A.K. Cherri *Improved all-optical modified signed-digit adders using semiconductor optical amplifier and Mach–Zehnder interferometer*, [Optics & Laser Technology](#) , [Volume 42, Issue 5](#), 2010
 - Abdallah K. Cherri , Ayman S. Al-Zayed, *Circuit designs of ultra-fast all-optical modified signed-digit adders using semiconductor optical amplifier and Mach–Zehnder interferometer* Optik - International Journal for Light and Electron Optics, Volume 121, Issue 17, September 2010
-
- B. Jose and D. Radhakrishnan, *Fast Redundant Binary Partial Product Generators for Booth Multiplication*, Proc. 50th IEEE International Midwest Symp. on Circuits and Systems, Montreal, Canada, pp. 297-300, Aug. 2007.
 - Yu Shen Lin and D. Radhakrishnan, *Delay Efficient 32-bit Carry-skip Adder*, Proc. 13th IEEE International Conference on Electronics, Circuits and Systems, Nice, France, pp. 506-507, Dec. 2006.
 - Hatem Boukadida, Néjib Hassen, Zied Gafsi And Kamel Besbes, *A Highly Time-Efficient Digital Multiplier Based on the A2 Binary Representation*, International Journal of Engineering Science and Technology (IJEST), 2011