




# Advanced Parallel Architecture




Annalisa Massini - 2016/2017

# Cache Coherence: Exercises



- ▶ Consider a multicore multiprocessor implemented as a **symmetric shared-memory architecture**
- ▶ Each processor has a single, private cache
- ▶ Coherence is maintained using the **snooping coherence protocol**




- ▶ Each cache is direct-mapped, with **four blocks** each holding **two words**
- ▶ The coherence **states** are denoted **M, S, and I** (Modified, Shared, and Invalid)

P0				
	Coherency state	Address tag	Data	
B0	I	100	00	08
B1	S	104	00	04
B2	M	108	00	36
B3	I	112	00	08

P1				
	Coherency state	Address tag	Data	
B0	I	100	00	08
B1	M	120	00	56
B2	I	108	00	08
B3	S	112	00	16

P3				
	Coherency state	Address tag	Data	
B0	S	116	00	20
B1	S	104	00	04
B2	I	108	00	36
B3	I	112	00	08



### P#: <op> <address> [<value>]


- ▶ **P#** designates the CPU (e.g., P0)
- ▶ **<op>** is the CPU operation (e.g., read or write)
- ▶ **<address>** denotes the memory address
- ▶ **<value>** indicates the new word to be assigned on a **write** operation

Memory		
Address	Data	
...	...	...
100	00	08
104	00	04
108	00	08
112	00	16
116	00	20
120	00	28
124	00	36
...	...	...

P0				
	Coherency state	Address tag	Data	
B0	I	100	00	08
B1	S	104	00	04
B2	M	108	00	36
B3	I	112	00	08

P1				
	Coherency state	Address tag	Data	
B0	I	100	00	08
B1	M	120	00	56
B2	I	108	00	08
B3	S	112	00	16

P3				
	Coherency state	Address tag	Data	
B0	S	116	00	20
B1	S	104	00	04
B2	I	108	00	36
B3	I	112	00	08



### P#: <op> <address> [<value>]

- ▶ **P#** designates the CPU (e.g., P0)
- ▶ **<op>** is the CPU operation (e.g., read or write)
- ▶ **<address>** denotes the memory address
- ▶ **<value>** indicates the new word to be assigned on a **write** operation

Memory		
Address	Data	
...	...	...
100	00	08
104	00	04
108	00	08
112	00	16
116	00	20
120	00	28
124	00	36
...	...	...


### For each **action** specify:

- ▶ miss/hit
- ▶ coherence state before the action
- ▶ CPU processor  $P_i$  and cache block  $B_j$
- ▶ changed state (i.e., coherence state, tags, and data) of the caches and memory after the given action

P0				
	Coherency state	Address tag	Data	
B0	I	100	00	08
B1	S	104	00	04
B2	M	108	00	36
B3	I	112	00	08

P1				
	Coherency state	Address tag	Data	
B0	I	100	00	08
B1	M	120	00	56
B2	I	108	00	08
B3	S	112	00	16

P3				
	Coherency state	Address tag	Data	
B0	S	116	00	20
B1	S	104	00	04
B2	I	108	00	36
B3	I	112	00	08



### P#: <op> <address> [<value>]

- ▶ **P#** designates the CPU (e.g., P0)
- ▶ **<op>** is the CPU operation (e.g., read or write)
- ▶ **<address>** denotes the memory address
- ▶ **<value>** indicates the new word to be assigned on a **write** operation

Memory		
Address	Data	
...	...	...
100	00	08
104	00	04
108	00	08
112	00	16
116	00	20
120	00	28
124	00	36
...	...	...

### For each action specify:


- ▶ miss/hit
- ▶ coherence state before the action
- ▶ CPU processor  $P_i$  and cache block  $B_j$
- ▶ changed state (i.e., coherence state, tags, and data) of the caches and memory after the given action

Exercise 5 - June 11th, 2015

P0				
	Coherency state	Address tag	Data	
B0	I	100	00	08
B1	S	104	00	04
B2	M	108	00	36
B3	I	112	00	08

P1				
	Coherency state	Address tag	Data	
B0	I	100	00	08
B1	M	120	00	56
B2	I	108	00	08
B3	S	112	00	16

P3				
	Coherency state	Address tag	Data	
B0	S	116	00	20
B1	S	104	00	04
B2	I	108	00	36
B3	I	112	00	08



### P#: <op> <address> [<value>]

- ▶ **P#** designates the CPU (e.g., P0)
- ▶ **<op>** is the CPU operation (e.g., read or write)
- ▶ **<address>** denotes the memory address
- ▶ **<value>** indicates the new word to be assigned on a **write** operation

Memory		
Address	Data	
...	...	...
100	00	08
104	00	04
108	00	08
112	00	16
116	00	20
120	00	28
124	00	36
...	...	...

### For each action specify:

- ▶ miss/hit
- ▶ coherence state before the action
- ▶ CPU processor Pi and cache block Bj
- ▶ changed state (i.e., coherence state, tags, and data) of the caches and memory after the given action


Action **P0: write 104 ← 24**



P0				
	Coherency state	Address tag	Data	
B0	I	100	00	08
B1	S	104	00	04
B2	M	108	00	36
B3	I	112	00	08

P1				
	Coherency state	Address tag	Data	
B0	I	100	00	08
B1	M	120	00	56
B2	I	108	00	08
B3	S	112	00	16

P3				
	Coherency state	Address tag	Data	
B0	S	116	00	20
B1	S	104	00	04
B2	I	108	00	36
B3	I	112	00	08



### P#: <op> <address> [<value>]

- ▶ **P#** designates the CPU (e.g., P0)
- ▶ **<op>** is the CPU operation (e.g., read or write)
- ▶ **<address>** denotes the memory address
- ▶ **<value>** indicates the new word to be assigned on a **write** operation

### For each action specify:

- ▶ miss/hit
- ▶ coherence state before the action
- ▶ CPU processor Pi and cache block Bj
- ▶ changed state (i.e., coherence state, tags, and data) of the caches and memory after the given action

Memory		
Address	Data	
...	...	...
100	00	08
104	00	04
108	00	08
112	00	16
116	00	20
120	00	28
124	00	36
...	...	...

Action **P0: write 104 ← 24**

hit/miss  
HIT


state before  
S  
S

Pi.Bj (state, tag, datawords)  
P0. B1 (M, 104, 00 24)  
P3. B1 (I, 104, 00 04)

P0				
	Coherency state	Address tag	Data	
B0	I	100	00	08
B1	S	104	00	04
B2	M	108	00	36
B3	I	112	00	08

P1				
	Coherency state	Address tag	Data	
B0	I	100	00	08
B1	M	120	00	56
B2	I	108	00	08
B3	S	112	00	16

P3				
	Coherency state	Address tag	Data	
B0	S	116	00	20
B1	S	104	00	04
B2	I	108	00	36
B3	I	112	00	08



### P#: <op> <address> [<value>]

- ▶ **P#** designates the CPU (e.g., P0)
- ▶ **<op>** is the CPU operation (e.g., read or write)
- ▶ **<address>** denotes the memory address
- ▶ **<value>** indicates the new word to be assigned on a **write** operation

Memory		
Address	Data	
...	...	...
100	00	08
104	00	04
108	00	08
112	00	16
116	00	20
120	00	28
124	00	36
...	...	...

### For each action specify:


- ▶ miss/hit
- ▶ coherence state before the action
- ▶ CPU processor Pi and cache block Bj
- ▶ changed state (i.e., coherence state, tags, and data) of the caches and memory after the given action

Action **P1: read 108**

P0				
	Coherency state	Address tag	Data	
B0	I	100	00	08
B1	S	104	00	04
B2	M	108	00	36
B3	I	112	00	08

P1				
	Coherency state	Address tag	Data	
B0	I	100	00	08
B1	M	120	00	56
B2	I	108	00	08
B3	S	112	00	16

P3				
	Coherency state	Address tag	Data	
B0	S	116	00	20
B1	S	104	00	04
B2	I	108	00	36
B3	I	112	00	08



**P#: <op> <address> [<value>]**

- ▶ **P#** designates the CPU (e.g., P0)
- ▶ **<op>** is the CPU operation (e.g., read or write)
- ▶ **<address>** denotes the memory address
- ▶ **<value>** indicates the new word to be assigned on a write operation

For each action specify:

- ▶ miss/hit
- ▶ coherence state before the action
- ▶ CPU processor Pi and cache block Bj
- ▶ changed state (i.e., coherence state, tags, and data) of the caches and memory after the given action

↕

Memory		
Address	Data	
...	...	...
100	00	08
104	00	04
108	00	08
112	00	16
116	00	20
120	00	28
124	00	36
...	...	...

Action **P1: read 108**


<b>hit/miss</b>	<b>state before</b>	<b>Pi.Bj (state, tag, datawords)</b>
MISS	I	P1. B2 (S, 108, 00 36)
	M	P0. B2 (S, 108, 00 36)

**Returned value by read**      **00 36**

P0				
	Coherency state	Address tag	Data	
B0	I	100	00	08
B1	S	104	00	04
B2	M	108	00	36
B3	I	112	00	08

P1				
	Coherency state	Address tag	Data	
B0	I	100	00	08
B1	M	120	00	56
B2	I	108	00	08
B3	S	112	00	16

P3				
	Coherency state	Address tag	Data	
B0	S	116	00	20
B1	S	104	00	04
B2	I	108	00	36
B3	I	112	00	08



### P#: <op> <address> [<value>]

- ▶ **P#** designates the CPU (e.g., P0)
- ▶ **<op>** is the CPU operation (e.g., read or write)
- ▶ **<address>** denotes the memory address
- ▶ **<value>** indicates the new word to be assigned on a write operation

Memory		
Address	Data	
...	...	...
100	00	08
104	00	04
108	00	08
112	00	16
116	00	20
120	00	28
124	00	36
...	...	...

### For each action specify:


- ▶ miss/hit
- ▶ coherence state before the action
- ▶ CPU processor Pi and cache block Bj
- ▶ changed state (i.e., coherence state, tags, and data) of the caches and memory after the given action

Action **P0: write 124 ← 12**

P0				
	Coherency state	Address tag	Data	
B0	I	100	00	08
B1	S	104	00	04
B2	M	108	00	36
B3	I	112	00	08

P1				
	Coherency state	Address tag	Data	
B0	I	100	00	08
B1	M	120	00	56
B2	I	108	00	08
B3	S	112	00	16

P3				
	Coherency state	Address tag	Data	
B0	S	116	00	20
B1	S	104	00	04
B2	I	108	00	36
B3	I	112	00	08



### P#: <op> <address> [<value>]

- ▶ **P#** designates the CPU (e.g., P0)
- ▶ **<op>** is the CPU operation (e.g., read or write)
- ▶ **<address>** denotes the memory address
- ▶ **<value>** indicates the new word to be assigned on a write operation

### For each action specify:

- ▶ miss/hit
- ▶ coherence state before the action
- ▶ CPU processor Pi and cache block Bj
- ▶ changed state (i.e., coherence state, tags, and data) of the caches and memory after the given action

Memory		
Address	Data	
...	...	...
100	00	08
104	00	04
108	00	08
112	00	16
116	00	20
120	00	28
124	00	36
...	...	...

Action **P0: write 124 ← 12**

hit/miss  
MISS


state before  
M

Pi.Bj (state, tag, datawords)  
P0. B2 (M, 124, 00 12)  
*memory (108, 00 36)*

P0				
	Coherency state	Address tag	Data	
B0	I	100	00	08
B1	S	104	00	04
B2	M	108	00	36
B3	I	112	00	08

P1				
	Coherency state	Address tag	Data	
B0	I	100	00	08
B1	M	120	00	56
B2	I	108	00	08
B3	S	112	00	16

P3				
	Coherency state	Address tag	Data	
B0	S	116	00	20
B1	S	104	00	04
B2	I	108	00	36
B3	I	112	00	08



**P#: <op> <address> [<value>]**

- ▶ **P#** designates the CPU (e.g., P0)
- ▶ **<op>** is the CPU operation (e.g., read or write)
- ▶ **<address>** denotes the memory address
- ▶ **<value>** indicates the new word to be assigned on a write operation

Memory		
Address	Data	
...	...	...
100	00	08
104	00	04
108	00	08
112	00	16
116	00	20
120	00	28
124	00	36
...	...	...


- For each action specify:
- ▶ miss/hit
  - ▶ coherence state before the action
  - ▶ CPU processor Pi and cache block Bj
  - ▶ changed state (i.e., coherence state, tags, and data) of the caches and memory after the given action

Action **P0: write 116 ← 32**

P0				
	Coherency state	Address tag	Data	
B0	I	100	00	08
B1	S	104	00	04
B2	M	108	00	36
B3	I	112	00	08

P1				
	Coherency state	Address tag	Data	
B0	I	100	00	08
B1	M	120	00	56
B2	I	108	00	08
B3	S	112	00	16

P3				
	Coherency state	Address tag	Data	
B0	S	116	00	20
B1	S	104	00	04
B2	I	108	00	36
B3	I	112	00	08



### P#: <op> <address> [<value>]

- ▶ **P#** designates the CPU (e.g., P0)
- ▶ **<op>** is the CPU operation (e.g., read or write)
- ▶ **<address>** denotes the memory address
- ▶ **<value>** indicates the new word to be assigned on a write operation

### For each action specify:

- ▶ miss/hit
- ▶ coherence state before the action
- ▶ CPU processor Pi and cache block Bj
- ▶ changed state (i.e., coherence state, tags, and data) of the caches and memory after the given action


Memory		
Address	Data	
...	...	...
100	00	08
104	00	04
108	00	08
112	00	16
116	00	20
120	00	28
124	00	36
...	...	...

Action **P0: write 116 ← 32**

**hit/miss**  
MISS

**state before**  
M  
S

**Pi.Bj (state, tag, datawords)**  
P0. B0 (M, 116, 00 32)  
P3. B0 ( I, 116, 00 20)



### P#: <op> <address> [<value>]

- ▶ **P#** designates the CPU (e.g., P0)
- ▶ **<op>** is the CPU operation (e.g., read or write)
- ▶ **<address>** denotes the memory address
- ▶ **<value>** indicates the new word to be assigned on a write operation


Memory		
Address	Data	
...	...	...
100	00	08
104	00	04
108	00	08
112	00	16
116	00	20
120	00	28
124	00	36
...	...	...

### For each action specify:

- ▶ miss/hit
- ▶ coherence state before the action
- ▶ CPU processor Pi and cache block Bj
- ▶ changed state (i.e., coherence state, tags, and data) of the caches and memory after the given action

## Exercise 4 - June 26th, 2015





### P#: <op> <address> [<value>]

- ▶ **P#** designates the CPU (e.g., P0)
- ▶ **<op>** is the CPU operation (e.g., read or write)
- ▶ **<address>** denotes the memory address
- ▶ **<value>** indicates the new word to be assigned on a write operation


Memory

Address	Data	
...	...	...
100	00	08
104	00	04
108	00	08
112	00	16
116	00	20
120	00	28
124	00	36
...	...	...

### For each action specify:

- ▶ miss/hit
- ▶ coherence state before the action
- ▶ CPU processor  $P_i$  and cache block  $B_j$
- ▶ changed state (i.e., coherence state, tags, and data) of the caches and memory after the given action

Action **P1: write 120 ← 24**



**P#: <op> <address> [<value>]**

- ▶ **P#** designates the CPU (e.g., P0)
- ▶ **<op>** is the CPU operation (e.g., read or write)
- ▶ **<address>** denotes the memory address
- ▶ **<value>** indicates the new word to be assigned on a write operation

Memory

Address	Data	
...	...	...
100	00	08
104	00	04
108	00	08
112	00	16
116	00	20
120	00	28
124	00	36
...	...	...

For each action specify:


- ▶ miss/hit
- ▶ coherence state before the action
- ▶ CPU processor Pi and cache block Bj
- ▶ changed state (i.e., coherence state, tags, and data) of the caches and memory after the given action

Action **P1: write 120 ← 24**

**hit/miss**  
MISS

**state before**  
I  
M

**Pi.Bj (state, tag, datawords)**  
P1. B1 (M, 120, 00 24)  
P0. B1 ( I, 120, 00 32)



### P#: <op> <address> [<value>]


- ▶ **P#** designates the CPU (e.g., P0)
- ▶ **<op>** is the CPU operation (e.g., read or write)
- ▶ **<address>** denotes the memory address
- ▶ **<value>** indicates the new word to be assigned on a write operation

Memory		
Address	Data	
...	...	...
100	00	08
104	00	04
108	00	08
112	00	16
116	00	20
120	00	28
124	00	36
...	...	...

### For each action specify:

- ▶ miss/hit
- ▶ coherence state before the action
- ▶ CPU processor  $P_i$  and cache block  $B_j$
- ▶ changed state (i.e., coherence state, tags, and data) of the caches and memory after the given action

Action **P3: read 108**



### P#: <op> <address> [<value>]

- ▶ **P#** designates the CPU (e.g., P0)
- ▶ **<op>** is the CPU operation (e.g., read or write)
- ▶ **<address>** denotes the memory address
- ▶ **<value>** indicates the new word to be assigned on a write operation

Memory		
Address	Data	
...	...	...
100	00	08
104	00	04
108	00	08
112	00	16
116	00	20
120	00	28
124	00	36
...	...	...

### For each action specify:

- ▶ miss/hit
- ▶ coherence state before the action
- ▶ CPU processor Pi and cache block Bj
- ▶ changed state (i.e., coherence state, tags, and data) of the caches and memory after the given action

Action **P3: read 108**

**hit/miss**  
MISS


**state before**  
I  
M

**Pi.Bj (state, tag, datawords)**

P3. B2 (S, 108, 00 36)

P2. B2 (S, 108, 00 36)

**read 36**



### P#: <op> <address> [<value>]


- ▶ **P#** designates the CPU (e.g., P0)
- ▶ **<op>** is the CPU operation (e.g., read or write)
- ▶ **<address>** denotes the memory address
- ▶ **<value>** indicates the new word to be assigned on a write operation

Memory		
Address	Data	
...	...	...
100	00	08
104	00	04
108	00	08
112	00	16
116	00	20
120	00	28
124	00	36
...	...	...

For each action specify:

- ▶ miss/hit
- ▶ coherence state before the action
- ▶ CPU processor  $P_i$  and cache block  $B_j$
- ▶ changed state (i.e., coherence state, tags, and data) of the caches and memory after the given action

Action **P2: write 100 ← 20**



### P#: <op> <address> [<value>]

- ▶ **P#** designates the CPU (e.g., P0)
- ▶ **<op>** is the CPU operation (e.g., read or write)
- ▶ **<address>** denotes the memory address
- ▶ **<value>** indicates the new word to be assigned on a write operation

Memory		
Address	Data	
...	...	...
100	00	08
104	00	04
108	00	08
112	00	16
116	00	20
120	00	28
124	00	36
...	...	...

For each action specify:

- ▶ miss/hit
- ▶ coherence state before the action
- ▶ CPU processor Pi and cache block Bj
- ▶ changed state (i.e., coherence state, tags, and data) of the caches and memory after the given action

Action **P2: write 100 ← 20**

hit/miss  
MISS

state before  
S  
S  
M

Pi.Bj (state, tag, datawords)  
P2. B0 (M, 100, 00 20)  
P0. B0 (M, 116, 00 20)  
P3. B0 ( I, 100, 00 24)